

# 100GBASE-PSM4 QSFP28 1310nm 2km Transceiver

QSFP28-PSM4-100G-LL



## Application

- Data Center 100GE 2km Parallel Links
- Enterprise LAN

## Features

- MPO-12 Optical Connector
- Tx Input Equalizer
- 100G PSM4 MSA Compliant
- 4x25G PIN Receiver
- Built-in Digital Diagnostic Functions
- 4x25G 1310nm Uncooled DFB Transmitter
- Single +3.5V Power Supply
- Operating Temperature Range: 0°C to 70°C
- SFF-8636 Management Interface

## Description

The 100G PSM4 QSFP28, hot pluggable optical transceiver interfacing to a CAUI-4 electrical interface and providing 4 lanes of NRZ 25 Gb/s over 4 single mode fiber (SMF) pairs up to a distance of 2km via a 12-fiber MPO connector. This simple architecture enables a cost-effective 100GE switch/router port density .

## Functional Description

The PSM4 QSFP28 optical transceiver is a monolithic electronic and photonic module assembly containing four 1310nm optical lanes each operating at data rates up to 25 Gb/s. The optical interface of the module is a 12-fiber MPO receptacle compliant to 100G PSM4 MSA.

It provides an excellent solution for 100G applications where cost-effective high port density is needed.

The device is in the QSFP28 form factor with digital diagnostics monitoring functionalities (DDM) and control functions. DDM functionality (alarm and warning features) is integrated into the design via an I2C serial interface per the Multi-Source Agreement (MSA) SFF8636, Rev. 2.5.

## Product Specifications

### I. Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only.

Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet.

Exposure to absolute maximum ratings will cause permanent damage and/or adversely affect device reliability.

| Parameter                          | Symbol   | Min. | Typical | Max.         | Unit | Notes   |
|------------------------------------|----------|------|---------|--------------|------|---------|
| <b>Storage Temperature Range</b>   | $T_{ST}$ | -40  | -       | 85           | °C   | 1, 2    |
| <b>Operating Case Temperature</b>  | $T_{OP}$ | 0    | -       | 70           | °C   | 1, 2    |
| <b>Operating Relative Humidity</b> | RH       | 15   | -       | 85           | %    | 1, 2, 3 |
| <b>Supply Voltage Range</b>        | $V_{CC}$ | 0    | -       | 3.6          | V    | 1, 2    |
| <b>Supply Voltage Range</b>        | $V_{CC}$ | -0.5 | -       | $V_{CC}+0.3$ | V    | 1, 2    |

**Notes:**

1. Absolute Maximum Ratings are those beyond which damage to the device may occur.
2. Between the Recommended Operating conditions and Absolute Maximum ratings, prolonged operation is not intended, and permanent device degradation may occur.
3. Non-condensing.

**II. Operating Conditions**

Electrical and optical characteristics below are defined under this operating environment, unless otherwise specified.

| Parameter                             | Symbol          | Min.  | Typical | Max.  | Unit | Notes |
|---------------------------------------|-----------------|-------|---------|-------|------|-------|
| <b>Data Rate</b>                      | DR              |       | 103.1   |       | Gb/s |       |
| <b>Operating Case Temperature</b>     | T <sub>OP</sub> | 0     |         | 70    | °C   |       |
| <b>Bit Error Rate</b>                 | BER             |       |         | 5E-5  |      |       |
| <b>Fiber Length on SMF per G.652</b>  | L               |       |         | 2000  | m    | 1     |
| <b>Loss budget over SMF per G.652</b> |                 |       |         | 5     | dB   | 2     |
| <b>Supply Voltage</b>                 | V <sub>CC</sub> | 3.135 |         | 3.465 | V    |       |
| <b>Module Power – Normal mode</b>     | P               |       |         | 3.5   | W    |       |
| <b>Module Power – Low power mode</b>  | P               |       |         | 1.5   | W    |       |

**Notes:**

1. Tested with PRBS31, 5dB loss budget with FEC on the host.
2. The channel insertion loss budget may include up to 1dB MPI loss penalty with worst case transmitter and worst case connector MPI.

**III. Electrical Characteristics**

| Parameter          | Symbol | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--------|------|------|------|------|-------|
| <b>Transmitter</b> |        |      |      |      |      |       |

| Parameter  | Symbol           | Min.                             | Typ. | Max.                | Unit     | Notes |
|--|------------------|----------------------------------|------|---------------------|----------|-------|
| <b>Transmitter</b>   |                  |                                  |      |                     |          |       |
| <b>Differential Input Impedance</b>                                  | $Z_d$            |                                  | 100  |                     | $\Omega$ |       |
| <b>Differential Input Voltage</b>                                    |                  |                                  |      | 900                 | mV       |       |
| <b>Differential Termination Mismatch</b>                             |                  |                                  | 10   |                     | %        |       |
| <b>Differential Input Return Loss@ 0.01–8 GHz</b>                    | SDD11            | 9.5-0.37f                        |      |                     | dB       | 1     |
| <b>Differential Input Return Loss@ 8 – 19 GHz</b>                    |                  | 4.75-7.4log <sub>10</sub> (f/14) |      |                     | dB       | 1     |
| <b>Differential to Common Mode Output Return Loss@0.01-12.89GHz</b>  | SCD11            | 22-20(f/25.78)                   |      |                     | dB       | 1     |
| <b>Differential to Common Mode Output Return Loss@12.89 – 19 GHz</b> |                  | 15 -6(f/25.78)                   |      |                     | dB       | 1     |
| <b>BER with stressed input signal</b>                                |                  |                                  |      | $1 \times 10^{-15}$ |          | 2     |
| <b>DC common mode voltage</b>  |                  | -350                             |      | 2850                | mV       |       |
| <b>Receiver</b>  |                  |                                  |      |                     |          |       |
| <b>Differential Output impedance</b>                                 | $Z_d$            |                                  | 100  |                     | $\Omega$ |       |
| <b>Differential Output Voltage</b>                                   |                  |                                  |      | 900                 | mV       |       |
| <b>DC common mode voltage</b>  |                  | -350                             |      | 2850                | mV       |       |
| <b>AC common-mode output voltage</b>                                 |                  |                                  |      | 17.5                | mV       |       |
| <b>Vertical eye closure</b>  | VEC              |                                  |      | 5.5                 | dB       |       |
| <b>Eye width</b>   |                  | 0.57                             |      |                     | UI       |       |
| <b>Eye height, differential</b>                                      |                  | 228                              |      |                     | mV       |       |
| <b>Rx Output Data Total Jitter</b>                                   |                  |                                  |      | 0.43                | UI       |       |
| <b>Transition Time (min, 20% to 80%)</b>                             | $t_{RH}, t_{FH}$ | 12                               |      |                     | Ps       |       |

| Parameter  | Symbol | Min.                             | Typ. | Max. | Unit | Notes |
|--|--------|----------------------------------|------|------|------|-------|
| <b>Receiver</b>  |        |                                  |      |      |      |       |
| <b>Differential Output Return Loss@ 0.01-8GHz</b>                      | SDD22  | 9.5-0.37f                        |      |      | dB   | 1     |
| <b>Differential Output Return Loss@ 0.01-8GHz</b>                      |        | 4.75-7.4log <sub>10</sub> (f/14) |      |      | dB   | 1     |
| <b>Common Mode to Differential Output Returnloss@ 0.01 -12.89 GHz</b>  | SDC22  | 22-20(f/25.78)                   |      |      | dB   | 1     |
| <b>Common Mode to Differential Output Returnloss@12.89 – 25.78 GHz</b> |        | 15 -6(f/25.78)                   |      |      | dB   | 1     |

**Notes:**

- 1. f is frequency in GHz
- 2. per IEEE802.3bm Annex 83E.3.4.1




Figure 1 Reference Test Points

## IV. Optical Characteristics

| Parameter   | Symbol          | Min. | Typ.     | Max. | Unit  | Notes |
|---|-----------------|------|----------|------|-------|-------|
| <b>Transmitter</b>  |                 |      |          |      |       |       |
| <b>Signaling Speed (<math>\pm 100\text{ppm}</math>, Per Lane)</b> | B               |      | 25.78125 |      | Gb/s  |       |
| <b>Center Wavelength</b>  | $\lambda$       | 1295 | 1310     | 1325 | nm    |       |
| <b>Total Average Launch Power(All Lane)</b>                       |                 |      |          | +8   | dBm   |       |
| <b>Average Launch Power, each Lane</b>                            | $P_{avg}$       | -9.4 |          | 2    | dBm   | 1     |
| <b>Difference in Launch Power Between any Two Lanes (OMA)</b>     |                 |      |          | 5    | dB    |       |
| <b>Optical Modulation Amplitude (per Lane)</b>                    | POMA            | -4   |          | 2.2  | dBm   |       |
| <b>Tx_OMA-TDP</b>   |                 | -5   |          |      | dBm   |       |
| <b>Extinction Ratio</b>   | ER              | 3.5  |          |      | dB    |       |
| <b>Transmitter and Dispersion Penalty (TDP), Each Lane</b>        | TDP             |      |          | 2.9  | dB    |       |
| <b>Side Mode Suppression Ratio</b>                                | SMSR            | 30   |          |      | dB    |       |
| <b>Average Launch Power of OFF Transmitter</b>                    | $P_{off}$       |      |          | -30  | dBm   |       |
| <b>RIN OMA</b>  | $TX \Delta T J$ |      |          | -128 | dB/HZ |       |
| <b>Transmitter Reflectance</b>                                    |                 |      |          | -12  | dB    |       |
| <b>Optical Return Loss Tolerance</b>                              | ORL             |      |          | 20   | dB    |       |


### Optical Output Eye

Compliant with PSM4 MSA {0.31, 0.4, 0.45, 0.34, 0.38, 0.4}

| Parameter   | Symbol                        | Min.                         | Typ.     | Max.   | Unit | Notes |
|---|-------------------------------|------------------------------|----------|--------|------|-------|
| <b>Receiver</b>   |                               |                              |          |        |      |       |
| <b>Signaling Speed (100PPM, Per Lane)"</b>                      | B                             |                              | 25.78125 |        | Gb/s |       |
| <b>Lane Wavelengths</b>   | $\lambda$                     | 1295                         | 1310     | 1325   | Nm   |       |
| <b>Average Receive Power (Per Lane)</b>                         |                               | -12.66                       |          | 2      | dBm  | 2     |
| <b>Rx OMA(Per Lane)</b>   |                               |                              |          | 2.2    | dBm  |       |
| <b>Difference in Receiver Power Between Any Two Lanes (OMA)</b> |                               |                              |          | 5      | dB   |       |
| <b>Sensitivity in OMA (Per lane)</b>                            | $P_{min}$                     |                              |          | -11.35 | dB   | 3     |
| <b>Damage Threshold</b>   |                               | 3                            |          |        | dBm  |       |
| <b>Stressed Sensitivity in OMA Per Lane)</b>                    |                               |                              |          | -8.79  | dBm  |       |
| <b>Conditions of Stressed Receiver Sensitivity Test:</b>        |                               |                              |          |        |      |       |
| <b>Vertical Eye Closure Penalty, Each Lane</b>                  | VECP                          | 1.9                          |          |        | dB   |       |
| <b>Stressed Eye J2 Jitter, Each Lane</b>                        |                               | 0.27                         |          |        | UI   |       |
| <b>Stressed Eye J4 Jitter, Each Lane</b>                        |                               | 0.39                         |          | UI     |      |       |
| <b>Stressed Eye Mask Definition{X1, X2, X3, Y1, Y2, Y3}</b>     |                               | {0.24,0.5,0.5,0.24,0.24,0.4} |          |        |      |       |
| <b>Receiver Reflectance</b>                                     |                               |                              |          | -26    | dB   |       |
| <b>LOS Hysteresis</b>   |                               | 0.5                          |          | 6      | dB   |       |
| <b>LOS Thds</b>   | <b>Increasing Light Input</b> | $P_{los+}$                   |          | -12    | dBm  | 4     |
|   | <b>Decreasing Light Input</b> | $P_{los-}$                   | -20      |        | dBm  |       |

**Notes:**

1. Average launch power is informative and not the principal indicator of signal strength. A transmitter with launch power below the min value cannot be compliant; however, a value above it does not ensure compliance.
2. Average receive power is informative and not the principal indicator of signal strength. A received power below the min value cannot be compliant; however, a value above it does not ensure compliance.
3. Specified at BER of  $5 \times 10^{-5}$ .
4. In average power.



| X1   | X2  | X3   | Y1   | Y2   | Y3  | Max Hit Ratio      |
|------|-----|------|------|------|-----|--------------------|
| 0.31 | 0.4 | 0.45 | 0.34 | 0.38 | 0.4 | $5 \times 10^{-5}$ |

Figure 2 Optical Output Eye Diagram

## V. CONTROL INTERFACE

### Two-Wire Management Interface

The QSFP28 Module supports alarm, control and monitor functions via a two-wire interface bus. Upon module initialization, these functions are available. QSFP28 two-wire electrical interface consists of 2 pins of SCL (2-wire serial interface clock) and SDA (2-wire serial interface data).



| Parameter                        | Symbol   | Min          | Typical | Max          | Units | Notes |
|----------------------------------|----------|--------------|---------|--------------|-------|-------|
| <b>SCL and SDA</b>               | $V_{OL}$ | 0            |         | 0.4          | V     | 1     |
|                                  | $V_{OH}$ | $V_{CC}-0.5$ |         | $V_{CC}+0.3$ | V     |       |
|                                  | $V_{IL}$ | -0.3         |         | $V_{CC}*0.3$ | V     |       |
|                                  | $V_{IH}$ | $V_{CC}*0.7$ |         | $V_{CC}+0.5$ | V     |       |
| <b>LPMode, Reset and ModSelL</b> | $V_{IL}$ | -0.3         |         | 0.8          | V     |       |
|                                  | $V_{IH}$ | 2            |         | $V_{CC}+0.3$ | V     |       |
| <b>ModPrsL and IntL</b>          | $V_{OL}$ | 0            |         | 0.4          | V     |       |
|                                  | $V_{OH}$ | $V_{CC}-0.5$ |         | $V_{CC}+0.3$ | V     |       |

**Notes:**

1. IOL (max) =3.0mA; Capacitance for SCL and SDA I/O pin less than 14pF; Total bus capacitive load for SCL and SDA less than 100pF with maximum 3.0k $\Omega$  pull-up resistor (less than 200pF with maximum 1.6k $\Omega$  pull-up resistor).




Figure 2 – Two-Wire Interface Fields

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through a 2-wire serial interface. The 2-wire serial interface shall consist of a master and slave. The fixed side shall be the master and the free side shall be the slave. Control and data are transferred serially. The master shall initiate all data transfers. Data can be transferred from the master to the slave and from the slave to the master. The 2-wire interface shall consist of clock (SCL) and data (SDA) signals. The master utilizes SCL to clock data and control information on the 2-wire bus. The master and slave shall latch the state of SDA on the positive transitioning edge of SCL. The SDA signal is bi-directional. During data transfer, the SDA signal shall transition when SCL is low. A transition on the SDA signal while SCL is high shall indicate a stop or start condition.

## VI. PIN ASSIGNMENT

| Pin | Logic       | Symbol | Name/Description                    |
|-----|-------------|--------|-------------------------------------|
| 1   | GND         | GND    | Ground                              |
| 2   | CML-I       | Tx2n   | Transmitter Inverted Data Input     |
| 3   | CML-I       | Tx2p   | Transmitter Non-Inverted Data Input |
| 4   | GND         | GND    | Ground                              |
| 5   | CML-I       | Tx4n   | Transmitter Inverted Data Input     |
| 6   | CML-I       | Tx4p   | Transmitter Non-Inverted Data Input |
| 7   | GND         | GND    | Ground                              |
| 8   | LVTTTL-I    | ModSel | Module Select                       |
| 9   | LVTTTL-I    | ResetI | Module Reset                        |
| 10  | VCC         | Vcc_Rx | +3.3V Power supply receiver         |
| 11  | LVC MOS_I/O | SCL    | 2-wire serial interface clock       |
| 12  | LVC MOS-I/O | SDA    | 2-wire serial interface data        |
| 13  | GND         | GND    | Ground                              |
| 14  | CML-O       | Rx3p   | Receiver Non-Inverted Data Output   |
| 15  | CML-O       | Rx3n   | Receiver Inverted Data Output       |
| 16  | GND         | GND    | Ground                              |
| 17  | CML-O       | Rx1p   | Receiver Non-Inverted Data Output   |
| 18  | CML-O       | Rx1n   | Receiver Inverted Data Output       |
| 19  | GND         | GND    | Ground                              |

## VI. PIN ASSIGNMENT

| Pin | Logic    | Symbol  | Name/Description                           |
|-----|----------|---------|--|
| 20  | GND      | GND     | Ground                                     |
| 21  | CML-O    | Rx2n    | Receiver Inverted Data Output              |
| 22  | CML-O    | Rx2p    | Receiver Non-Inverted Data Output          |
| 23  | GND      | GND     | Ground                                     |
| 24  | CML-O    | Rx4n    | Receiver Inverted Data Output              |
| 25  | CML-O    | Rx4p    | Receiver Non-Inverted Data Output          |
| 26  | GND      | GND     | Ground                                     |
| 27  | LVTTTL-O | ModPrsL | Module Present, Grounded Inside the Module |
| 28  | LVTTTL-O | IntL    | Interrupt                                  |
| 29  | VCC      | VCC Tx  | +3.3 V Power Supply Transmitter            |
| 30  | VCC      | VCC1    | +3.3V Power Supply                         |
| 31  | LVTTTL-I | L PMode | Low Power Mode, Active High                |
| 32  | GND      | GND     | Ground                                     |
| 33  | CML-I    | Tx3p    | Transmitter Non-Inverted Data Input        |
| 34  | CML-I    | Tx3n    | Transmitter Inverted Data Input            |
| 35  | GND      | GND     | Ground                                     |
| 36  | CML-I    | Tx1p    | Transmitter Non-Inverted Data Input        |
| 37  | CML-I    | Tx1n    | Transmitter Inverted Data Input            |
| 38  | GND      | GND     | Ground                                     |




Figure 3 Pin Configuration

## VII. MECHANICAL DIMENSIONS

Unit: mm




Figure 4 Mechanical Dimensions

To minimize MPO connection induced reflections, an MPO receptacle with 8-degree angled end-face is utilized for this product. A female MPO connector with 8-degree end-face should be used with this product as illustrated in below.




Figure 5 Optical Interface

## VIII. REGULATORY COMPLIANCE

| Certification                                 | Standard   |
|---|--|
| <b>EMC/EMI</b>                                | FCC Part 15, Subpart B (Class B) EN55032 (Class B)   |
| <b>ESD</b>                                    | EN61000-4-2, Criterion B<br>JEDEC JESD22-A114-B Human Body Model   |
| <b>Laser Safety</b>                           | 21 CFR 1040.10 and 1040.11 Except for Conformance with IEC 60825-1 Ed. 3. described in Laser Notice No. 56, dated May 8, 2019. |
| <b>Environmental RoHS 6<br/>ISA S71.04 G2</b> | RoHS 6<br>ISA S71.04 G2  |

CAUTION: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Attention – L'utilisation des commandes ou réglages ou l'exécution des procédures autres que celles spécifiées dans les présentes exigences peuvent être la cause d'une exposition à un rayonnement dangereux.

## REFERENCES

1. 100G PSM4 MSA Technical Specification 2. IEEE Std 802.3bm-2015
3. SFF-8665 Rev 1.9 June 29, 2015
4. SFF-8636 Rev 2.9 April 21, 2017
5. SFF-8679 Rev 1.7 August 12, 2014