


# 800GBASE-2FR4 QSFP-DD PAM4 1310nm 2 km DOM Dual CS SMF Optical Transceiver Module

QDD800-2FR4-C1-LL



## Application

- 200G Ethernet
- 2x400GBASE-FR4

## Features

- Compliant with IEEE 802.3cu-2021: - 2x400GBASE-FR4 Optical Interface
- Compliant with IEEE P802.3ck D2.2: - 2x400GAUI-4 C2M Electrical Interface
- Compliant with QSFP-DD800 MSA HW Rev 6.01 Type 2A with Dual CS Connector
- Compliant with QSFP-DD CMIS Rev 5.0
- Case Operating Temperature 0°C to 70°C
- Two Wire Serial Interface with Digital Diagnostic Monitoring
- Class 1 Laser

## Description

The QSFP-DD transceiver supports up to 2km link lengths over single-mode fiber (SMF) via dual CS connectors. This transceiver is compliant with IEE802.3ck, IEEE 802.3cu and QSFP-DD MSA standards. The built-in digital diagnostics monitoring (DDM) allows access to real-time operating parameters. It is suitable for 800G Ethernet, Breakout 2x 400G FR4, Data Center and Cloud Networks.

## I. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit	Notes
<b>Storage Temperature</b>	TS	-40	85	°C	
<b>Supply Voltage</b>	VCC	-0.5	3.6	V	
<b>Relative Humidity (non-condensing)</b>	RH	5	95	%	
<b>Data Input Voltage Differential</b>	IVDIP-VDINI	-	1	V	
<b>Control Input Voltage</b>	VI	-0.3	VCC+0.5	V	
<b>Control Output Current</b>	IO	-20	20	mA	

## II. Electrical Characteristics (TOP = 0 to 70 ° C, VCC = 3.0 to 3.60 Volts)

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
<b>Operating Case Temperature</b>	TOPR	0	-	70	°C	1
<b>Power Supply Voltage</b>	VCC	3.135	3.3	3.465	V	
<b>Instantaneous peak current at hot plug</b>	ICC_IP	-	-	TBD	mA	
<b>Sustained peak current at hot plug</b>	ICC_SP	-	-	TBD	mA	
<b>Maximum Power Dissipation</b>	PD	-	-	TBD	W	
<b>Maximum Power Dissipation, Low Power Mode</b>	PDLP	-	-	TBD	W	
<b>Signalling Speed per Lane</b>	DRL	-	53.125	-	GBd	
<b>Control Input Voltage High</b>	VIH	VCC*0.7	-	VCC+0.3	V	
<b>Control Input Voltage Low</b>	VIL	-0.3	-	VCC*0.3	V	
<b>Two Wire Serial Interface Clock Rate</b>	-	-	-	400	kHz	
<b>Power Supply Noise 1 kHz - 1 MHz (p-p)</b>	-	-	-	66	mVpp	
<b>Operating Distance</b>	-	2	-	2000	m	

## Functional Characteristics (Optical)

The following tables list the performance specifications for the various functional blocks of the integrated optical transceiver module.

### III. Optical Parameters(TOP = 0 to 70° C, VCC = 3.00 to 3.60 Volts)

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
<b>Wavelength L0</b>	$\lambda_{C0}$	1264.5	1271	1277.5	nm	
<b>Wavelength L1</b>	$\lambda_{C1}$	1284.5	1291	1297.5	nm	
<b>Wavelength L2</b>	$\lambda_{C2}$	1304.5	1311	1317.5	nm	
<b>Wavelength L3</b>	$\lambda_{C3}$	1324.5	1331	1337.5	nm	
<b>Side Mode Suppression Ratio</b>	SMSR	30	-	-	dB	
<b>Total average launch power (max)</b>	AOPT			10.4		
<b>Average Launch Power, each lane</b>	AOPL	-3.2	-	4.4	dBm	1
<b>Outer Optical Modulation Amplitude (OMA<sub>outer</sub>), each Lane for TDECQ &lt;1.4 dB for 1.4 dB ≤ TDECQ ≤ 3.4 dB</b>	TOMA	0.2 -1.6 + TDECQ	-	3.7	dBm	
<b>Difference in launch power between any two lanes (OMA<sub>outer</sub>) (max)</b>	AOPd			3.9	dB	
<b>Transmitter and Dispersion Eye Closure for PAM4 (TDECQ), each lane</b>	TDECQ	-	-	3.4	dB	
<b>Transmitter eye closure for PAM4 (TECQ), each lane</b>	TECQ	-	-	3.4	dB	
<b>  TDECQ – TECQ  </b>	-	-	-	2.5	dB	
<b>Over/under-shoot</b>	-	-	-	22	%	
<b>Transmitter power excursion</b>	-	-	-	1.8 d	dBm	
<b>Average Launch Power of OFF Transmitter, each lane</b>	TOFF	-	-	-16	dBm	
<b>Extinction Ratio</b>	ER	3.5	-	-	dB	
<b>Transmitter transition time (max)</b>	Tr			17	ps	
<b>RIN17.1OMA (max)</b>	RIN	-	-	-136	dB/Hz	2
<b>Optical Return Loss Tolerance</b>	ORL	-	-	17.1	dB	
<b>Transmitter Reflectance</b>	TR	-	-	-26	dB	

Note 1: Average launch power, each lane (min) is informative and not the principal indicator of signal strength

Note 2: Transmitter reflectance is defined looking into the transmitter

#### IV. Receiver Optical Specifications at TP3

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
<b>Wavelength L0</b>	$\lambda_{C0}$	1264.5	1271	1277.5	nm	
<b>Wavelength L1</b>	$\lambda_{C1}$	1284.5	1291	1297.5	nm	
<b>Wavelength L2</b>	$\lambda_{C2}$	1304.5	1311	1317.5	nm	
<b>Wavelength L3</b>	$\lambda_{C3}$	1324.5	1331	1337.5	nm	
<b>Damage Threshold, each Lane</b>	AOPD	5.4	-	-	dBm	
<b>Average Receive Power, each Lane</b>	AOPR	7.2	-	4.4	dBm	
<b>Receive Power (OMA<sub>outer</sub>), each Lane</b>	OMAR	-	-	3.7	dBm	
<b>Difference in receive power between any two lanes (OMA<sub>outer</sub>) (max)</b>	AOPg	-	-	4.1		
<b>Receiver Reflectance</b>	RR	-	-	-26	dB	
<b>Receiver sensitivity (OMA<sub>outer</sub>), each lane for TECQ &lt; 1.4 dB for 1.4 dB ≤ TECQ ≤ 3.4 dB</b>	SOMA	-	-	-4.6 -6 + TECQ	dBm	
<b>Stressed Receiver Sensitivity (OMA<sub>outer</sub>), each Lane</b>	SRS	-	-	-2.6	dBm	1
<b>Conditions of stressed receiver sensitivity test:</b>						
<b>Stressed eye closure for PAM4 (SECQ), lane under test</b>	-	-	3.4	-	dB	
<b>OMA<sub>outer</sub> of each aggressor lane</b>	-	-	1.4	-	dBm	

Note 1: Measured with conformance test signal at TP3 for the BER = 2.4x10<sup>-4</sup>

#### Functional Characteristics (Electrical)

#### V. Electrical Specification High Speed Signal (compliant with IEEE P802.3ck C2M)

Receiver (Module Output) at TP4						
Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
<b>AC common-mode output Voltage (RMS)</b>		-	-	25	mV	
<b>Differential peak-to-peak output voltage</b>						
Short mode		-	-	600	mV	
Long mode				900	mV	
<b>Eye height, differential</b>	EH	15	-	-	mV	
<b>Vertical eye closure</b>	VEC	-	-	12	dB	

<b>Common-mode to differential return loss</b>	RLDc		802.3ck 120G-1			dB
<b>Effective return loss, ERL</b>	ERL	8.5	-	-		dB
<b>Differential termination mismatch</b>		-	-	10		%
<b>Transition time (20% to 80%)</b>		8.5	-	-		ps
<b>DC common-mode voltage</b>		-350	-	2850		mV
<b>Transmitter (Module Input) at TP1</b>						
<b>Parameter</b>	<b>Symbol</b>	<b>Min.</b>	<b>Typical</b>	<b>Max.</b>	<b>Unit</b>	<b>Notes</b>
<b>Differential pk-pk input Voltage tolerance (TP1a)</b>		900	-	-		mV
<b>AC common-mode RMS voltage tolerance (TP1a)</b>		25				mV
<b>Differential to common-mode return loss</b>	RLcd			802.3ck 120G-2		dB
<b>Effective return loss, ERL</b>	ERL	8.5	-	-		dB
<b>Differential termination mismatch</b>		-	-	10		%
<b>Single-ended voltage tolerance range</b>		-0.4	-	3.3		V
<b>DC common-mode Voltage tolerance</b>		-0.35	-	2.85		V

## VI. – Electrical Specification Low Speed Control and Sense Signals

<b>Parameter</b>	<b>Symbol</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>	<b>Condition</b>
<b>Module output SCL and SDA</b>	VOL	0	0.4	V	
<b>Module Input SCL and SDA</b>	VIL	-0.3	VCC*0.3	V	
	VIH	VCC*0.7	VCC+0.5	V	
<b>LPMode/TxDis, ResetL and ModSelL</b>	VIL	-0.3	0.8	V	
	VIH	2	VCC+0.3	V	
<b>IntL/RxLos</b>	VOL	0	0.4	V	
	VOH	VCC-0.5	VCC+0.3	V	

### Pin Definitions





Figure 1 – Pin definitions of the module high speed inputs/outputs

## VII. Module Pin Definitions

Pin #	Logic	Symbol	Definition	Pin #	Logic	Symbol	Definition
1		GND	Ground	39		GND	Ground
2	CML-I	Tx2n	Transmitter Inverted Data Input	40	CML-I	Tx6n	Transmitter Inverted Data Input
3	CML-I	Tx2p	Transmitter Non-inverted Data Input	41	CML-I	Tx6p	Transmitter Non-inverted Data Input
4		GND	Ground	42		GND	Ground
5	CML-I	Tx4n	Transmitter Inverted Data Input	43	CML-I	Tx8n	Transmitter Inverted Data Input
6	CML-I	Tx4p	Transmitter Non-inverted Data Input	44	CML-I	Tx8p	Transmitter Non-inverted Data Input
7		GND	Ground	45		GND	Ground
8	LVTTL-I	ModSelL	Module Select	46	LVCMS/CMLI	P/VS4	Programmable/Module Vendor Specific 4
9	LVTTL-I	ResetL	Module Reset	47	LVCMS/CML-I	P/VS1	Programmable/Module Vendor Specific 1
10		GND	Ground	48		VccRx1	3.3V Power Supply
11	LVCMS-I/O	SCL	I <sup>2</sup> C serial interface clock	49	LVCMS/CML-O	P/VS2	Programmable/Module Vendor Specific 2
12	LVCMS-I/O	SDA	I <sup>2</sup> C serial interface data	50	LVCMS/CML-O	P/VS3	Programmable/Module Vendor Specific 3
13		GND	Ground	51		GND	Ground
14	CML-O	Rx3p	Receiver Non-inverted Data Output	52	CML-O	Rx7p	Programmable/Module Vendor Specific 2
15	CML-O	Rx3n	Receiver Inverted Data Output	53	CML-O	Rx7n	Programmable/Module Vendor Specific 3
16		GND	Ground	54		GND	Ground
17	CML-O	Rx1p	Receiver Non-inverted Data Output	55	CML-O	Rx5p	Receiver Non-inverted Data Output
18	CML-O	Rx1n	Receiver Inverted Data Output	56	CML-O	Rx5n	Receiver Inverted Data Output
19		GND	Ground	57		GND	Ground
20		GND	Ground	58		GND	Ground
21	CML-O	Rx2n	Receiver Inverted Data Output	59	CML-O	Rx6n	Receiver Inverted Data Output
22	CML-O	Rx2p	Receiver Non-inverted Data Output	60	CML-O	Rx6p	Receiver Non-inverted Data Output
23		GND	Ground	61		GND	Ground
24	CML-O	Rx4n	Receiver Inverted Data Output	62	CML-O	Rx8n	Receiver Inverted Data Output
25	CML-O	Rx4p	Receiver Non-inverted Data Output	63	CML-O	Rx8p	Receiver Non-inverted Data Output
26		GND	Ground	64		GND	Ground
27	LVTTL-O	ModPrsL	Module Present	65		NC	Not connected
28	LVTTL-O	IntL/RxLOS	Interrupt/optional RxLOS	66		Reserved	
29		VccTx	+3.3V Power Supply Transmitter	67		VccTx1	3.3V Power Supply
30		Vcc1	+3.3V Power Supply	68		Vcc2	3.3V Power Supply
31	LVTTL-I	LPMoDe/TxDis	Low Power mode/optional TX Disable	69	LVCMS-I	ePPS/Clock	1PPS PTP clock or reference clock input
32		GND	Ground	70		GND	Ground
33	CML-I	Tx3p	Transmitter Non-inverted Data Input	71	CML-I	Tx7p	Transmitter Non-inverted Data Input
34	CML-I	Tx3n	Transmitter Inverted Data Input	72	CML-I	Tx7n	Transmitter Inverted Data Input
35		GND	Ground	73		GND	Ground
36	CML-I	Tx1p	Transmitter Non-inverted Data Input	74	CML-I	Tx5p	Transmitter Non-inverted Data Input
37	CML-I	Tx1n	Transmitter Inverted Data Input	75	CML-I	Tx5n	Transmitter Inverted Data Input
38		GND	Ground	76		GND	Ground

### VIII. Recommended QSFP-DD/QSFP-DD800 Host Board Schematic



Note: Filter capacitors values are informative and application dependent, 0.1  $\mu$ F capacitors should be placed in close proximity to power pads and may be duplicated for individual pads to provide additional high frequency filtering.

Note: Vcc1/Vcc2 may be connected to VccTx/VccTx1 or VccRx/VccRx1 within the module provided the applicable derating of the maximum current limit is used.

**QSFP-DD/QSFP-DD800 Optical Module**



