


# 800GBASE-XDR8 OSFP 1310nm 2km MTP/MPO-16 Transceiver

OSFP800-XDR8-B1-LL



## Application

- 800G Ethernet
- Data Center

## Features

- Compliant with IEEE 802.3cu-2021: 8x100GBASE-FR1 Optical Interface
- Compliant with IEEE P802.3ck D3.0: 8x100GAUI-1 C2M Electrical Interface
- Compliant with OSFP MSA HW Rev 4.1 Type 2 Housing with MPO-16 Connector
- Compliant with CMIS Rev 5.0
- Case Operating Temperature: 0°C to 70°C
- Two Wire Serial Interface with Digital Diagnostic Monitoring
- Complies with EU Directive 2011/65/EU
- Class 1 Laser

## Product Description

The 800GBASE-XDR8 OSFP Optical Transceiver Module is designed for 800GBASE Ethernet throughput up to 2km over singlemode fiber (SMF) with MPO-16 connectors. This transceiver is compliant with IEEE802.3ck, IEEE 802.3cu, OSFP MSA. The built-in digital diagnostics monitoring (DDM) allows access to real-time operating parameters. It is suitable for 800G Ethernet, Data Center, Breakout 2x 400G XDR4 or 8x 100G FR Application.

## Product Specifications

### I. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
<b>Storage Temperature</b>	$T_S$	-40	85	°C
<b>Supply Voltage</b>	$V_{CC}$	-0.5	3.6	V
<b>Relative Humidity (non-condensing)</b>	RH	5	95	%
<b>Data Input Voltage Differential</b>	$ V_{DIP} - V_{DIN} $		1	V
<b>Control Input Voltage</b>	$V_I$	-0.3	$V_{CC} + 0.5$	V
<b>Control Output Current</b>	$I_O$	-20	20	mA

### II. Recommended Operating Environment

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
<b>Operating Case Temperature</b>	$T_{OPR}$	0		70	°C	1
<b>Power Supply Voltage</b>	$V_{CC}$	3.135	3.3	3.465	V	
<b>Instantaneous Peak Current at Hot Plug</b>	$I_{CC\_IP}$			TBD	mA	
<b>Sustained Peak Current at Hot Plug</b>	$I_{CC\_SP}$			TBD	mA	
<b>Maximum Power Dissipation</b>	$P_D$			TBD	W	
<b>Maximum Power Dissipation, Low Power Mode</b>	$P_{DLP}$			2	W	
<b>Signalling Speed per Lane</b>	DRL		53.125		GBd	
<b>Control Input Voltage High</b>	$V_{IH}$	$V_{CC} * 0.7$		$V_{CC} + 0.3$	V	

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
<b>Control Input Voltage Low</b>	$V_{IL}$	-0.3		$V_{CC} * 0.3$	V	
<b>Two Wire Serial Interface Clock Rate</b>				400	kHz	
<b>Power Supply Noise 1 kHz -1 MHz (p-p)</b>				66	mVpp	
<b>Operating Distance</b>		2		2000	m	

### III. Optical Characteristics

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
<b>Transmitter</b>						
<b>Wavelength</b>	$\lambda_c$	1304.5	1311	1317.5	nm	
<b>Side Mode Suppression Ratio</b>	SMSR	30			dB	
<b>Average Launch Power, each Lane</b>	$AOP_L$	-3.1		4.0	dBm	1
<b>Outer Optical Modulation Amplitude (OMA<sub>outer</sub>), each Lane for TDECQ &lt; 1.4dB for 1.4dB ≤ TDECQ ≤ 3.4dB</b>	OMA <sub>outer</sub>	-0.1 -1.5+	TDECQ	4.2	dBm	
<b>Transmitter and Dispersion Eye Closure for PAM4 (TDECQ), each Lane</b>	TDECQ			3.4	dB	
<b>Transmitter Eye Closure for PAM4 (TECQ), each Lane</b>	TECQ			3.4	dB	
<b> TDECQ-TECQ </b>				2.5	dB	
<b>Over/Under-shoot</b>				22	%	
<b>Transmitter Power Excursion</b>				2	dBm	
<b>Average Launch Power of OFF Transmitter, each Lane</b>	$T_{OFF}$			-15	dBm	
<b>Extinction Ratio</b>	ER	3.5			dB	
<b>Transmitter Transition T<sub>me</sub></b>	Tr			17	ps	

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
<b>RIN<sub>17.1OMA</sub></b>	RIN			-136	dB/Hz	
<b>Optical Return Loss Tolerance</b>	ORL			17.1	dB	
<b>Transmitter Reflectance</b>	T <sub>R</sub>			-26	dB	2
<b>Receiver</b>						
<b>Wavelength</b>	λ <sub>CO</sub>	1304.5	1311	1317.5	nm	
<b>Damage Threshold, each Lane</b>	AOP <sub>D</sub>	5			dBm	
<b>Average Receive Power, each Lane</b>	AOP <sub>R</sub>	-7.1		4	dBm	
<b>Receive Power (OMA<sub>outer</sub>),each Lane</b>	OMA <sub>R</sub>			4.2	dBm	
<b>Receiver Reflectance</b>	RR			-26	dB	
<b>Receiver Sensitivity (OMA<sub>outer</sub>)for TECQ&lt;1.4 dB for 1.4dB&lt;=TECQ&lt;=3.4dB</b>	SOMA			-4.5-5.9+TECQ	dBm	3
<b>Stressed Receiver Sensitivity (OMA<sub>outer</sub>), each Lane</b>	SRS			-2.5	dBm	4
<b>Conditions of Stressed Receiver Sensitivity Test</b>						
<b>Stressed Eye Closure for PAM4 (SECQ), Lane Under Test</b>	SECQ		3.4		dB	

## Notes:

1. Average launch power, each lane (min) is informative and not the principal indicator of signal strength
2. Transmitter reflectance is defined looking into the transmitter.
3. Receiver sensitivity (OMA<sub>outer</sub>), each lane (max) is informative and is defined for a transmitter with a value of SECQ up to 3.4 dB.
4. Measured with conformance test signal at TP3 for the BER = 2.4x10<sup>-4</sup>

## V. Electrical Characteristics

### 1. Electrical Specification High Speed Signal (compliant with IEEE802.3ck C2M)

Parameter	Symbol	Min.	Typical	Max.	Unit
<b>Receiver (Module Output, TP4)</b>					
AC common-mode output Voltage (RMS)				25	mV
Differential peak-to-peak Output Voltage Short Mode Long Mode				600 845	mV
Eye Height	EH	15			mV
Vertical Eye Closure	VEC			12	dB
Common-mode to Differential-mode Return Loss	RLDc		802.3ck120G-1		dB
Effective Return Loss	ERL	8.5			dB
Differential Termination Mismatch				10	%
Transition Time		8.5			ps
DC Common-mode Voltage Tolerance		-0.35		2.85	V
<b>Transmitter (Module Input, TP1)</b>					
Differential pk-pk Input Voltage Tolerance (TP1a)		750			mV
AC Common-mode RMS Voltage Tolerance (TP1a)		25			mV
Differential-mode to Common-mode Return Loss	RLcd		802.3ck120G-2		dB
Effective Return Loss	ERL	8.5			dB
Differential Termination Mismatch				10	%
Single-ended Voltage Tolerance Range		-0.4		3.3	V
DC Common-mode Voltage Tolerance		-0.35		2.85	V

## 2. Electrical Specification Low Speed Control and Sense Signals (compliant with QSFP-DD HW Rev 6.01)

Parameter	Symbol	Min.	Max.	Unit
<b>Module Output SC Land SDA</b>	$V_{OL}$	0	0.4	V
<b>Module Input SCL and SDA</b>	$V_{IL}$	-0.3	$V_{CC}*0.3$	V
	$V_{IH}$	$V_{CC}*0.7$	$V_{CC}+0.5$	V
<b>InitMode, ResetL and ModSelL</b>	$V_{IL}$	-0.3	0.8	V
	$V_{IH}$	2	$V_{CC}+0.3$	V
<b>IntL</b>	$V_{OL}$	0	0.4	V
	$V_{OH}$	$V_{CC}-0.5$	$V_{CC}+0.3$	V

## VI. Principle Diagram




Figure 1 – Pinout definitions of OSFP module inputs/outputs

## VII. PIN Description

Pin#	Symbol	Description	Logic	Pin#	Symbol	Description	Logic
1	GND	Ground		31	GND	Ground	
2	TX2p	Transmitter Data Non-Inverted	CML-I	32	RX2p	Receiver Data Non-Inverted	CML-O
3	TX2n	Transmitter Data Inverted	CML-I	33	RX2n	Receiver Data Inverted	CML-O
4	GND	Ground		34	GND	Ground	
5	TX4p	Transmitter Data Non-Inverted	CML-I	35	RX4p	Receiver Data Non-Inverted	CML-O
6	TX4n	Transmitter Data Inverted	CML-I	36	RX4n	Receiver Data Inverted	CML-O
7	GND	Ground		37	GND	Ground	
8	TX6p	TransmitterData Non-Inverted	CML-I	38	RX6p	Receiver Data Non-Inverted	CML-O
9	TX6n	Transmitter Data Inverted	CML-I	39	RX6n	Receiver Data Inverted	CML-O
10	GND	Ground		40	GND	Ground	
11	TX8p	Transmitter Data Non-Inverted	CML-I	41	RX8p	Receiver Data Non-Inverted	CML-O
12	TX8n	Transmitter Data Inverted	CML-I	42	RX8n	Receiver Data Inverted	CML-O
13	GND	Ground		43	GND	Ground	
14	SCL	2-wire Serial Interface Clock	LVC MOS-I/O	44	INT/RSTn	Module Interrupt/Module Reset	Multi-Level
15	VCC	3.3VPower		45	VCC	3.3VPower	
16	VCC	3.3VPower		46	VCC	3.3VPower	
17	LPWn/PRSn	Low-Power Mode/Module Present	Multi-Level	47	SDA	2-wire Serial Interface Data	LVC MOS-I/O
18	GND	Ground		48	GND	Ground	

Pin#	Symbol	Description	Logic	Pin#	Symbol	Description	Logic
22	RX5n	Receive rData Inverted	CML-O	52	TX5n	Transmitter Data Inverted	CML-I
23	RX5p	Receiver Data Non-Inverted	CML-O	53	TX5p	Transmitter Data Non-Inverted	CML-I
24	GND	Ground		54	GND	Ground	
25	RX3n	Receiver Data Inverted	CML-O	55	TX3n	Transmitter Data Inverted	CML-I
26	RX3p	Receiver Data Non-Inverted	CML-O	56	TX3p	Transmitter Data Non-Inverted	CML-I
27	GND	Ground		57	GND	Ground	
28	RX1n	Receiver Data Inverted	CML-O	58	TX1n	Transmitter Data Inverted	CML-I
29	RX1p	Receiver Data Non-Inverted	CML-O	59	TX1p	Transmitter Data Non-Inverted	CML-I
30	GND	Ground		60	GND	Ground	

### VIII. Digital Diagnostic Functions

Parameter	Range	Accuracy	Unit	Calibration
<b>Temperature</b>	0~70	±3	°C	Internal
<b>Voltage</b>	0~V <sub>CC</sub>	0.1	V	Internal
<b>Tx Bias Current (each Lane)</b>	0~100	10%	mA	Internal
<b>Tx Output Power (each Lane)</b>	-3.1~4	±3	dB	Internal
<b>Rx Receive Power (each Lane)</b>	-7.1~4	±3	dB	Internal



### IX. Recommended OSFP Host Board Schematic




Figure 2 – Recommended OSFP Host Board Schematic

## X. Mechanical Diagram

