

# 25G SFP28 850nm 300m DOM Transceiver

MMA2P00-AS-LL



#### Application

- Data Center Interconnect
- 25G BASE-ESR Ethernet

#### Features

- Supports 25.78Gb/s Bit Rate
- Hot-pluggable SFP28 Footprint
- 850nm VCSEL Laser and PIN Photo-detector
- Internal CDR on Transmitter and Receiver
  Channel
- Link Lengths at 25.78G 400m over OM4 MMF
- Link Lengths at 25.78G 300m over OM3 MMF
- LC Duplex Connector
- Low Power Consumption< 1W</li>
- RoHS-10 Compliant (lead-free)
- 0°C to 70°C Operating Temperature Range
- Single +3.3V  $\pm$  5% Power Supply
- Programmable TX Input Equalizer
- Programmable RX

#### Description

The 25G ESR 300M short-wavelength transceiver is designed for using in 25.78Gb/s data rate over multimode fiber. The transceiver is compliant with SFF-8431, and the mechanical SFP28 plug is compatible with SFF-8432. Digital diagnostics functions are available via a 2-wire serial interface, as specified in SFF-8472.

#### **Product Specifications**

#### I. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
Storage Temperature Range	Ts	-40	85	S
Relative Humidity	RH	0	85	%
Supply Voltage	V <sub>cc</sub>	-0.3	4.0	V

#### **II. Recommended Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Operating Case Temperature	T <sub>opr</sub>	0		70	S°
Power Supply Voltage	V <sub>cc</sub>	3.14	3.3	3.46	V
Bit Rate	BR		25.78		Gb/s
Bit Error Ratio	BER			5*10 <sup>E-5</sup>	
Max Supported Link Length	L			300@OM3 400@OM4	m

#### **III. Electrical Characteristics**

Parameter	Symbol	Unit	Min.	Тур.	Max.	Note
Supply Voltage	V <sub>cc</sub>	V	3.14	3.3	3.46	
Supply Current	lcc	mA			230	
	Transmitter					
Input Differential Impedance	R <sub>IN</sub>	Ω	80	100	120	1
Single Ended Data Input Swing	V <sub>IN</sub>	mVp-p	90		500	
Transmit Disable Voltage	V <sub>DIS</sub>	V	2		V <sub>CCHOST</sub>	
Transmit Enable Voltage	V <sub>EN</sub>	V	$V_{\text{EE}}$		V <sub>EE</sub> +0.8	
Transmit Fault Assert Voltage	$V_{FA}$	V	2		V <sub>CCHOST</sub>	
Transmit Fault De-Assert Voltage	$V_{\text{FDA}}$	V	$V_{\text{EE}}$		V <sub>EE</sub> +0.8	
Receiver						
Single Ended Data Output Swing	V <sub>OD</sub>	mVp-p	200		500	
LOS Fault	V <sub>LOSFT</sub>	V	2		V <sub>CCHOST</sub>	

 $V_{\text{LOSNR}}$ 

V

 $\mathsf{V}_{\mathsf{EE}}$ 

 $V_{EE}$ +0.8

Note: 1. Differential between TD+ / TD-

LOS Normal

## **IV. Optical Characteristics**

Parameter	Symbol	Unit	Min.	Тур.	Max.	Note
Transmitter						
Nominal Wavelength	λ	nm	840		860	
Spectral Width	DI	nm			0.5	
Optical Modulation Amplitude	P <sub>OMA</sub>	dBm	-4.3		3	
<b>Optical Output Power</b>	Pav	dBm	-6.4		2.4	
Extinction Ratio	ER	dB	2			
Transmitterand Dispersion Penalty	TDP	dB			5	
Average Launch Power of OFF Transmitter	P <sub>OFF</sub>	dBm			-30	
Receiver						
Center Wavelength	λ	nm	840		860	
Average Receiver Power	PAVG	dBm	-10.3		2.4	1
Stressed Receiver Sensitivity (OMA)	R <sub>SENSE</sub>	dBm			-5.2	2
Receiver Reflectance	R <sub>REFL</sub>	dB			-12	
Assert LOS	LOS <sub>A</sub>	dBm	-30			
De-Assert LOS	LOS <sub>D</sub>	dBm			-13	
LOS Hysteresis		dB	0.5			

Notes:

1. Sensitivity for 25.78G PRBS 231-1 and BER better than or equal to 5\*10<sup>E-5</sup>.

2. The stressed sensitivity value in the table is for system level BER measurements which include the effects of CDR circuit.

#### **IV. Pin Function Definitions**




Figure 1. Pin Definitions of the Module High Speed Inputs/Outputs


## **V. Transceiver Pin Descriptions**

Pin No.	Symbol	Name	Definition
1,17,20	VeeT	Transmitter Signal Ground	Thesepins should be connected to signal ground on the host board.
2	TX Fault	Transmitter Fault Out (OC)	Logic "1" Output = Transmitter Fault Logic"0"Output= Normal Operation This pin is open collector compatible, and should be pulled up to Host Vcc with a 10kΩ resistor.
3	TX Disable	Transmitter Disable In (LVTTL)	Logic"1"Input(or no connection)=Laser off Logic"0"Input=Laser on This pin is internally pulled up to VccT with a 10kΩ resistor.
4	SDA		
5	SCL	Module Definition Identifiers	SerialID with SFF8472 Diagnostics Module Definition pins should be pulled up to Host Vcc with $10k\Omega$ resistors.
6	MOD-ABS		

longline

Pin No.	Symbol	Name	Definition
7	RSO	Receiver Rate Select (LVTTL)	
9	RS1	Transmitter Rate Select (LVTTL)	NA
8	LOS	Loss of Signal Out (OC)	Thispin is open collector compatible, and should be pulled up to Host Vcc with a $10k\Omega$ resistor.
10,11,14	VeeR	Receiver Signal Ground	These pins should be connected to signal ground on the host board.
12	RD-	Receiver Negative DATA Out (CML)	Light on = Logic "0" Output Receiver DATA output is internally AC coupled and series terminated with a $50\Omega$ resistor.
13	RD+	Receiver Positive DATA Out (CML)	Light on = Logic "1" Output Receiver DATA output is internally AC coupled and series terminated with a $50\Omega$ resistor.
15	VccR	Receiver Power Supply	This pin should be connected to a filtered +3.3V power supply on the host board. See Figure3. Recommended power supply filter
16	VccT	Transmitter Power Supply	This pin should be connected to a filtered +3.3V power supply on the host board. See Figure3. Recommended power supply filter
18	TD+	Transmitter Positive DATA In (CML)	Logic "1" Input = Light on Transmitter DATA inputs are internally AC coupled and terminated with a differential $100\Omega$ resistor.
19	TD-	Transmitter Negative DATA In(CML)	Logic"0"Input = Light on Transmitter DATA inputs are internally AC coupled and terminated with a differential $100\Omega$ resistor.

## VI. Block Diagram



### VII. Diagram Mechanial Drawing

