

# 200G/400G DWDM Tunable CFP2 DCO 80km DOM LC SMF Transceiver

DWDM-400CFP2-DCO-LL



## Applications

- Used on the Host System for MAN DWDM Applications.

## Features

- Operating Rate Up to 425 Gbps
- PM-QPSK (200G) and PM-16QAM (200G / 400G) and PM-16QAM PS (200G) Modulation Formats
- 100GE, 200GE, 400GE and OTU4 / OTUCn Services
- OTL4.4, FOIC1.4, CAUI-4 and FOIC1.2 Electrical Interfaces
- Near-end / Remote-end Data Loopback
- CFP2 MSA Hardware Specification 1.0 with Modifications Compliant
- CFP MSA Management Interface Specification 2.2 with Modifications Compliant
- OTN Framer and Ethernet MAC/PCS
- LLDP Packet Listening
- Hot-pluggable CFP2 Form Factor
- Maximum Power Consumption: 28 W

## Description

The 400G CFP2-DCO coherent optical module is a high-performance, cost-effective transceiver which uses a 104-pin CFP2-MSA electrical connector for connecting the host card. They are compliant with IEEE 802.3bm, OIF CEI-28G VSR, OIF CEI-56G VSR PAM-4.

## Product Specifications

### I. Performance Specifications

Parameter	Value
<b>200G PM-QPSK Optical Port</b>	
<b>Network Lane, Modulation Format</b>	PM-QPSK
<b>Optical Channels</b>	80
<b>Grid Spacing</b>	75GHz
<b>Frequency Range</b>	190.7 to 196.65THz
<b>Wavelength Stability</b>	± 1.5GHz
<b>Tx Output Power, Default</b>	-0.5dBm
<b>Max. Tx Output Power</b>	-0.5dBm
<b>Min. Tx Output Power</b>	-6.5dBm
<b>Tx Output Power Accuracy</b>	± 1.5dBm
<b>Output Power During Tuning</b>	<-35dBm
<b>CD Tolerance</b>	± 40000ps/nm
<b>Max. Average DGD Tolerance</b>	22ps
<b>Input Power Range</b>	0~-18dBm
<b>OSNR Tolerance (BOL)</b>	14.5dB (Rx Optical Power: -8 to -10dBm)
<b>Power Consumption</b>	Typical: 26W Maximum: 28W

Parameter	Value
-----------	-------

**200G PM-16QAM Optical Port**

<b>Network Lane, Modulation Format</b>	PM-16QAM
<b>Optical Channels</b>	96
<b>Grid Spacing</b>	50GHz
<b>Frequency Range</b>	191.3 to 196.05THz
<b>Wavelength Stability</b>	$\pm 1.5$ GHz
<b>Tx Output Power, Default</b>	-2.5dBm
<b>Max. Tx Output Optical Power</b>	-2.5dBm
<b>Min. Tx Output Power</b>	-6.5dBm
<b>Tx Output Power Accuracy</b>	$\pm 1.5$ dBm
<b>Output Power During Tuning</b>	<-35dBm
<b>CD Tolerance</b>	$\pm 40000$ ps/nm
<b>Max. Average DGD Tolerance</b>	22ps
<b>Input Power Range</b>	0~-18dBm
<b>OSNR Tolerance (BOL)</b>	18.5dB (Rx Optical Power: -8~ -10dBm)
<b>Power Consumption</b>	Typical: 22W Maximum: 24W

**200G PM-16QAM PS Optical Port**

<b>Network Lane, Modulation Format</b>	PM-16QAM PS
<b>Optical Channels</b>	96

Parameter	Value
<b>Grid Spacing</b>	50GHz
<b>Frequency Range</b>	191.3 to 196.05THz
<b>Wavelength Stability</b>	± 1.5GHz
<b>Tx Output Power, Default</b>	-2.5dBm
<b>Max. Tx Output Optical Power</b>	-2.5dBm
<b>Min. Tx Output Power</b>	-6.5dBm
<b>Tx Output Power Accuracy</b>	± 1.5dBm
<b>Output Power During Tuning</b>	<-35dBm
<b>CD Tolerance</b>	± 40000ps/nm
<b>Max. Average DGD Tolerance</b>	22ps
<b>Input Power Range</b>	0~-18dBm
<b>OSNR Tolerance (BOL)</b>	16.5dB (Rx Optical Power: -8~ -10dBm)
<b>Power Consumption</b>	Typical: 22W Maximum: 24W
<b>400G PM-16QAM Optical Port</b>	
<b>Network Lane, Modulation Format</b>	PM-16QAM
<b>Optical Channels</b>	80
<b>Grid Spacing</b>	75GHz
<b>Frequency Range</b>	190.7 to 196.65THz
<b>Wavelength Stability</b>	± 1.5GHz

Parameter	Value
<b>Tx Output Power, Default</b>	-2.5dBm
<b>Max. Tx Output Optical Power</b>	-2.5dBm
<b>Min. Tx Output Power</b>	-6.5dBm
<b>Tx Output Power Accuracy</b>	± 1.5dBm
<b>Output Power During Tuning</b>	<-35dBm
<b>CD Tolerance</b>	± 15000ps/nm
<b>Max. Average DGD Tolerance</b>	22ps
<b>Input Power Range</b>	0~-18dBm
<b>OSNR Tolerance (BOL)</b>	23 dB (Rx Optical Power: -8~ -10dBm)
<b>Power Consumption</b>	Typical: 26W Maximum: 28W

## II. Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
<b>Storage Temperature</b>	-40	85	°C
<b>Operating Case Temperature</b>	0	70	°C
<b>Relative Humidity, Operating (non-condensing)</b>	5	85	%
<b>Relative Humidity, Operating (Shortterm&lt;96hrs, Non-Condensing)</b>	5	95	%
<b>ESD Sensitivity (HBM)</b>		High-Speed Pins: 1000 Other Pins:2000	V

### III. Electrical Characteristics

#### 1. Power Supply Requirements

1.1 The 400G CFP2-DCO coherent optical module is powered by an independent 3.3 V power supply on the host. All voltages are tested at the connector interfaces.

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
<b>3.3V DC Power Supply Voltage</b>	$V_{CC}$	3.2	3.3	3.4	V	
<b>3.3V DC Power Supply Current</b>	$I_{CC}$			8.5	A	Note1 & 2
<b>Power Supply Noise</b>	$V_{rip}$			2	%p-p	DC-1MHz
				3		1-10MHz
<b>Power Consumption</b>	$Pw\_class\ 4$		26	28	W	400G Mode
<b>Operating Temperature</b>	T	0		70	°C	

- Note:
1. The Min. and Max. values apply to the full temperature range at the EOL of the module. Typical values (Typ.) are defined at the BOL of the module, with operating temperature at 25°C and expected power supplied.
  2. The maximum current of each pin cannot exceed 1.3 A.
  3. The Max. value of  $I_{CC}$  is for design reference, and the expected working current cannot exceed  $Pw\_normal/V_{CC}$ .

#### 2. High-Speed Electrical Interface Specifications

2.1 The 400G CFP2-DCO coherent optical module provides multiple electrical interfaces.

Client Type	Interface Type	Electrical Standards
<b>100GE</b>	CAUI-4	IEEE 802.3bm CAUI-4, Chip-to-Module
<b>100GE</b>	100GAUI-2	IEEE 802.3bm GAUI-8, Chip-to-Module
<b>200GE</b>	200GAUI-8	OIF CEI-28G VSR
<b>200GE</b>	200GAUI-4	IEEE 802.3bm GAUI-8, Chip-to-Module
<b>400GE</b>	400GAUI-8	
<b>OTU4</b>	OTL4.4	OIFCEI-28G VSR

Client Type	Interface Type	Electrical Standards
OTU4	OTL4.2	OIF CEI-56G VSR PAM-4
OTUC1/OTUC2	FOIC1.4 (FlexO-SR)	OIF CEI-28G VSR
OTUC1/OTUC2/OTUC3/OTUC4	FOIC1.2 (FlexO-SR)	OIF CEI-56G VSR PAM-4

### 2.2 Reference Clock (REFCLK)

The host does not need to provide a reference clock (REFCLK) for the 400G CFP2-DCO coherent optical module.

### 2.3 Transmitter Monitor Clock (TXMCLK)

The transmitter of the 400G CFP2-DCO coherent optical module provides a monitoring clock TXMCLK, which is mainly used as a reference for monitoring optical signals at the transmitter. This clock can be used to trigger a high-speed sampling oscilloscope.

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
Impedance	Zd	80	100	120	$\Omega$	
Transmitter Monitor Clock FrequencyV(TXMCLK)			1/48		Hz	The Frequency is 1/48 the Symbol Rate of the Transmitter's Optical Signal.
TXMCLK Differential Voltage	V <sub>DIFFTX</sub>	500		1000	mVppd	Differential Peak-to-peak Voltage

## 3. Control Pins (non-MDIO) Functional Description

### 3.1 TX\_DIS (Transmitter Disable)

TX\_DIS is an input pin which receives signals from the host and operates in the logic high state. When TX\_DIS is logic high, the output optical signal inside the optical module is turned off. When TX\_DIS is logic low, the output optical signal inside the optical module is turned on.




Figure 1. Timing Diagram for TX\_DIS

### 3.2 MOD\_LOPWR (Module Low Power)

MOD\_LOPWR is an input pin which receives signals from the host and works in the logic high state. When MOD\_LOPWR is logic high, the optical module works at low power consumption and remains in this mode. When MOD\_LOPWR is pulled down, the optical module is initialized to a high power consumption state, that is, the normal operation mode. In low power consumption mode, the optical module communicates through the MDIO management interface, and its maximum power consumption does not exceed 2 W.




Figure 2. Timing Diagram for MOD\_LOPWR

### 3.3 MOD\_RSTn (Module Reset)

MOD\_RSTn is an input pin which receives signals from the host and works in the logic low state. When MOD\_RSTn is pulled low, the optical module is in the reset state. When MOD\_RSTn is logic high, the optical module exits the reset mode and starts power-on initialization.

## 4. Alarm Pins (non-MDIO) Functional Description

### 4.1 RX\_LOS (Receiver Loss of Signal)

RX\_LOS is an output pin which transmits signals to the host and works at the logic high state. When RX\_LOS is logic high, the optical power received by the optical module is too low.




Figure 3. Timing Diagram for RX\_LOS

### 4.2 MOD\_ABS (Module Absent)

MOD\_ABS is an output pin which transmits signals from the inside of the module to the host. This pin is pulled up on the host and pulled down to the ground inside the module. When the optical module is inserted into the host, MOD\_ABS is logic low, meaning that the module is present. When the optical module is absent on the host, MOD\_ABS is logic high, meaning that the module is absent.

## 5. Control and Alarm Descriptions

### 5.1 Timing Parameters for Control and Alarm Signals

Parameter	Symbol	Min.	Typical	Max.	Unit
Transmitter Disabled(TX_DIS high)	t <sub>off</sub>			1	ms
Transmitter Enabled(TX_DIS low)	t <sub>on</sub>			25	s
MOD_LOPWR assert	t <sub>MOD_LOPWR_assert</sub>			25	s



Parameter	Symbol	Min.	Typical	Max.	Unit
<b>MOD_LOPWR deassert</b>	t_MOD_LOPWR_de Assert			25	s
<b>Receiver Loss of Signal Assert Time</b>	t_loss_on			1	ms
<b>Receiver Loss of Signal De-assert Time</b>	t_loss_off			15	ms
<b>Initialization Time From Reset</b>	t_initialize	190		220	s

### 5.2 3.3 V LVCMOS Electrical Characteristics

The 3.3 V LVCMOS level of the hardware control and alarm signal pins described above shall meet the electrical characteristics. It shows the recommended input and output termination modes for these pins.

Parameter	Symbol	Min.	Typical	Max.	Unit
<b>Power Supply Voltage</b>	$V_{CC}$	3.2	3.3	3.4	V
<b>Input High Voltage</b>	$V_{IH}$	2		$V_{CC}+0.3$	V
<b>Input Low Voltage</b>	$V_{IL}$	-0.3		0.8	V
<b>Input Leakage Current</b>	IIN	-10		10	$\mu A$
<b>Output High Voltage (IOH=-100<math>\mu A</math>)</b>	VOH	$V_{CC}-0.2$			V
<b>Output Low Voltage (IOL=100<math>\mu A</math>)</b>	VOL			0.2	V




Figure 4. Reference 3.3 V LVCMOS Input / Output Termination

## 6. Module Management Interface Pins (MDIO) Description

### 6.1 Management Data Input / Output (MDIO) Interface

The MDIO implementation is defined in IEEE 802.3 clause 45. The MDIO of the optical module uses the 1.2 V LVCMOS logic level.

### 6.2 Management Data Clock (MDC) Interface Pins

The table shows the timing diagram for the MDIO and MDC pins. The optical module should follow the minimum setup time "tsetup" and hold time "thold" requirements of the MDIO port supplementary protocol.




Figure 4. Timing Diagram for the MDIO & MDC Interfaces

Note: Tested on the MDIO & MDC pins of the optical module.

### 6.3 MDIO Physical Port Address Pins (PRTADRs)

The table shows the timing diagram for the MDIO and MDC pins. The optical module should follow the minimum setup time "tsetup" and hold time "thold" requirements of the MDIO port supplementary protocol.

### 6.4 1.2 V LVCMOS Electrical Characteristics

Parameter	Symbol	Min.	Max.	Unit
Input High Voltage	VIH	0.84	1.5	V
Input Low Voltage	VIL	-0.3	0.36	V
Input Leakage Current	IIN	-100	100	μA
Output High Voltage (IOH=-100μA)	VOH	1	1.5	V
Output Low Voltage (IOL=100μA)	VOL	-0.3	0.2	V
Output High Current	IOH		-4	mA

Parameter	Symbol	Min.	Max.	Unit
Output Low Current	IOL	+4		mA
Input Capacitance	Ci		10	pF




Figure 7. Reference MDIO Interface Termination

### IV. Mechanical Specifications

The mechanical dimensions of the 400G CFP2-DCO coherent optical module.

Max. dimensions (L × W × H): 107.5 mm × 42.5 mm × 13.4 mm




Figure 8. Mechanical Dimensions of the CFP2 Optical Module