

# 100GBASE-SR10 CXP 850nm 150m Transceiver Module

CXP-SR10-100G-LL



## Application


- 100GBASE-SR10 100G Ethernet
- Multiple 1G/2G/4G/8G/10G Fibre Channel
- Infiniband transmission at 12ch SDR, DDR and QDR
- Switches, Routers
- Data Centers
- Other 120G Interconnect Requirement

## Features

- 12-channel full-duplex transceiver module
- Hot Pluggable CXP footprint
- Maximum link length of 300m on OM3 or 400m on OM4 Multimode Fiber (MMF)
- Multirate capability: 1.06Gb/s to 10.5Gb/s per channel
- Unretimed CPPI electrical interface
- Requires 3.3V power supply only
- Low power dissipation: <3.5W
- Reliable VCSEL array technology
- Built-in digital diagnostic functions
- Commercial operating case temperature range: 0° C to 70° C
- Single MPO connector receptacle
- RoHS-6 Compliant (lead-free)

## Description

Longline’s CXP-SR10-100G transceiver modules is a high performance , low power consumption , long reach interconnect solution supporting 100G Ethernet, Infiniband QDR,DDR,SDR,1G/2G/4G/8G/10G fiber channel and PCIe. It is compliant with the 120Gbits Small Form factor Hot-Pluggable CXP-interface. Longline’s CXP transceiver modules is an assembly of 12 full-duplex lanes, where each lane is capable of transmitting data at rates up to 10.5Gb/s, providing an aggregated rate of 120Gb/s.



**Figure1 - Module Block Diagram**

## Product Specifications

### I. General Specifications

| Parameter                             | Symbol            | Min     | Typ. | Max  | Unit  | Ref. |
|---------------------------------------|-------------------|---------|------|------|-------|------|
| Differential input impedance          | Z <sub>in</sub>   | 90      | 100  | 110  | ohm   |      |
| Differential Output impedance         | Z <sub>out</sub>  | 90      | 100  | 110  | ohm   |      |
| Differential input voltage amplitude  | ΔV <sub>in</sub>  | 200     |      | 1200 | mVp-p |      |
| Differential output voltage amplitude | ΔV <sub>out</sub> | 600     |      | 800  | mVp-p |      |
| Skew                                  | S <sub>w</sub>    |         |      | 300  | ps    |      |
| Bit Error Rate                        | BR                |         |      | E-12 |       |      |
| Input Logic Level High                | V <sub>IH</sub>   | 2.0     |      | VCC  | V     |      |
| Input Logic Level Low                 | V <sub>IL</sub>   | 0       |      | 0.8  | V     |      |
| Output Logic Level High               | V <sub>OH</sub>   | VCC-0.5 |      | VCC  | V     |      |
| Output Logic Level Low                | V <sub>OL</sub>   | 0       |      | 0.4  | V     |      |

Note:

1. BER=10<sup>-12</sup>; PRBS 2<sup>31</sup>-1@10.3125Gbps.
2. Differential input voltage amplitude is measured between TxnP and TxnN
3. Differential output voltage amplitude is measured between RxnP and RxnN.

## II. Absolute Maximum Ratings

| Parameter                         | Symbol          | Min  | Typ. | Max                  | Unit | Ref. |
|-----------------------------------|-----------------|------|------|----------------------|------|------|
| <b>Supply Voltage</b>             | V <sub>cc</sub> | -0.3 |      | 3.6                  | V    |      |
| <b>Input Voltage</b>              | V <sub>in</sub> | -0.3 |      | V <sub>cc</sub> +0.3 | V    |      |
| <b>Storage Temperature</b>        | T <sub>st</sub> | -20  |      | 85                   | °C   |      |
| <b>Case Operating Temperature</b> | T <sub>op</sub> | 0    |      | 70                   | °C   |      |
| <b>Humidity(non-condensing)</b>   | R <sub>h</sub>  | 5    |      | 95                   | %    |      |

## III. Optical Characteristics (TOP = 0 to 70°C, VCC = 3.3 ± 5% Volts)

| Parameter  | Symbol           | Min  | Typ. | Max  | Unit | Ref. |
|--|------------------|------|------|------|------|------|
| <b>Transmitter (per Lane)</b>                          |                  |      |      |      |      |      |
| <b>Signaling Speed per Lane</b>                        |                  |      | 10.5 |      | GBd  | 1    |
| <b>Center wavelength</b>                               |                  | 840  |      | 860  | nm   |      |
| <b>RMS Spectral Width</b>                              | SW               |      |      | 0.65 | nm   |      |
| <b>Average Launch Power per Lane</b>                   | TXP <sub>x</sub> | -7.6 |      | 2.4  | dBm  |      |
| <b>Transmit OMA per Lane</b>                           | TxOMA            | -5.6 |      | 3.0  | dBm  | 2    |
| <b>Difference in Power between any two lanes [OMA]</b> | DP <sub>x</sub>  |      |      | 4.0  | dB   |      |
| <b>Peak Power per Lane</b>                             | PP <sub>x</sub>  |      |      | 4.0  | dBm  |      |
| <b>Launch Power [OMA] minus TDP per Lane</b>           | P-TDP            | -6.5 |      |      | dBm  |      |
| <b>TDP per Lane</b>                                    | TDP              |      |      | 3.5  | dBm  |      |
| <b>Optical Extinction Ratio</b>                        | ER               | 3.0  |      |      | dB   |      |

|   |     |                                   |  |      |       |   |
|---|-----|-----------------------------------|--|------|-------|---|
| <b>Optical Return Loss Tolerance</b>                            | ORL |                                   |  | 12   | dB    |   |
| <b>Encircled Flux</b>   | FLX | > 86% at 19 um < 30% at 4.5 um    |  |      | dBm   |   |
| <b>Average launch power of OFF transmitter, per lane</b>        |     |                                   |  | -30  | dBm   |   |
| <b>Relative Intensity Noise</b>                                 | RIN |                                   |  | -128 | dB/Hz | 3 |
| <b>Transmitter eye mask definition {X1, X2, X3, Y1, Y2, Y3}</b> |     | 0.23, 0.34, 0.43, 0.27, 0.35, 0.4 |  |      |       |   |

### Receiver

|   |       |      |      |      |     |   |
|---|-------|------|------|------|-----|---|
| <b>Signaling Speed per Lane</b>                     |       |      | 10.5 |      | GBd | 4 |
| <b>Center wavelength</b>                            |       | 840  |      | 860  | nm  |   |
| <b>Damage Threshold</b>                             | DT    | 3.4  |      |      | dBm |   |
| <b>Average Receive Power per Lane</b>               | RXPx  | -9.5 |      | 2.4  | dBm |   |
| <b>Receive Power (OMA) per Lane</b>                 | RxOMA |      |      | 3.0  | dBm |   |
| <b>Stressed Receiver Sensitivity (OMA) per Lane</b> | SRS   |      |      | -5.4 | dBm |   |
| <b>Peak Power, per lane</b>                         | PPx   |      |      | 4    | dBm |   |
| <b>Receiver Reflectance</b>                         | Rfl   |      |      | -12  | dB  |   |
| <b>Vertical eye closure penalty, per lane</b>       |       |      |      | 1.9  | dB  |   |
| <b>Stressed eye J2 jitter, per Lane</b>             |       |      |      | 0.3  | UI  |   |

|  |      |          |  |      |         |  |
|--|------|----------|--|------|---------|--|
| <b>Stressed eye J9 jitter, per Lane</b>          |      |          |  | 0.47 | UI      |  |
| <b>OMA of each aggressor lane</b>                |      |          |  | -0.4 | dBm     |  |
| <b>Receiver jitter tolerance [OMA], per Lane</b> |      |          |  | -5.4 | dBm     |  |
| <b>Rx jitter tolerance: Jitter frequency</b>     |      | (75, 5)  |  |      | kHz, UI |  |
| <b>and p-p amplitude</b>                         |      | (375, 1) |  |      | kHz, UI |  |
| <b>LOS De-Assert</b>                             | LOSD |          |  | -11  | dBm     |  |
| <b>LOS Assert</b>                                | LOSA |          |  | -14  | dBm     |  |
| <b>LOS Hysteresis</b>                            |      | 1        |  |      | dB      |  |

#### IV. Electrical Characteristics (TOP = 0 to 70°C, VCC = 3.3 ± 5% Volts)

NOTE: The CXP-SR10-100G requires that a CPPI-compliant CXP electrical connector be used on the host board in order to guarantee its electrical interface specification. Please check with your connector supplier.

| Parameter   | Symbol             | Min                                 | Typ.               | Max  | Unit  | Ref. |
|---|--------------------|-------------------------------------|--------------------|------|-------|------|
| <b>Supply Voltag</b>                                | Vcc1, VccTx, VccRx | 3.15                                | 3.3                | 3.45 | V     |      |
| <b>Supply Current</b>                               | Icc                | 950                                 |                    | 1050 | mA    |      |
| <b>Module Total Power</b>                           | P                  |                                     |                    | 3.5  | W     | 1    |
| <b>Link Turn-On Time</b>                            |                    |                                     |                    |      |       |      |
| <b>Transmit turn-on time</b>                        |                    |                                     |                    | 2000 | ms    | 2    |
| <b>Transmitter (per Lane)</b>                       |                    |                                     |                    |      |       |      |
| <b>Single ended input voltage tolerance</b>         | VinT               | -0.3                                |                    | 4.0  | V     |      |
| <b>Differential data input swing</b>                | Vin,pp             | 120                                 |                    | 1200 | mVpp  | 3    |
| <b>Differential input threshold</b>                 |                    |                                     | 50                 |      | mV    |      |
| <b>AC common mode input voltage tolerance (RMS)</b> |                    | 15                                  |                    |      | mV    |      |
| <b>Differential input return loss</b>               |                    | Per IEEE 802.3ba, Section 86A.4.1.1 |                    |      | dB    | 4    |
| <b>J2 Jitter Tolerance</b>                          | Jt2                | 0.17                                |                    |      | UI    |      |
| <b>J9 Jitter Tolerance</b>                          | Jt9                | 0.29                                |                    |      | UI    |      |
| <b>Data Dependent Pulse Width Shrinkage</b>         | DDPWS              | 0.07                                |                    |      | UI    |      |
| <b>Eye mask coordinates {X1, X2 Y1, Y2}</b>         |                    |                                     | 0.11, 0.31 95, 350 |      | UI mV | 5    |
| <b>Receiver (per Lane)</b>                          |                    |                                     |                    |      |       |      |
| <b>Single-ended output voltage</b>                  |                    | -0.3                                |                    | 4.0  | V     |      |
| <b>Differential data output swing</b>               | Vout,pp            | 0                                   |                    | 800  | mVpp  | 6.7  |

|   |     |      |                                     |     |       |   |
|---|-----|------|-------------------------------------|-----|-------|---|
| <b>AC common mode output voltage (RMS)</b>  |     |      |                                     | 7.5 | mV    |   |
| <b>Termination mismatch at 1 MHz</b>        |     |      |                                     | 5   | %     |   |
| <b>Differential output return loss</b>      |     |      | Per IEEE 802.3ba, Section 86A.4.2.1 |     | dB    | 4 |
| <b>Common mode output return loss</b>       |     |      | Per IEEE 802.3ba, Section 86A.4.2.2 |     | dB    | 4 |
| <b>Output transition time, 20% to 80%</b>   |     | 28   |                                     |     | ps    |   |
| <b>J2 Jitter output</b>                     | Jo2 | 0.42 |                                     |     | UI    |   |
| <b>J9 Jitter output</b>                     | Jo9 | 0.65 |                                     |     | UI    |   |
| <b>Eye mask coordinates {X1, X2 Y1, Y2}</b> |     |      | 0.29, 0.5 150, 425                  |     | UI mV | 5 |
| <b>Power Supply Ripple Tolerance</b>        | PSR | 50   |                                     |     | mVpp  |   |

## Notes:

1. Maximum total power value is specified across the full temperature and voltage range.
2. From power-on and end of any fault conditions.
3. After internal AC coupling. Self-biasing 100 Ohm differential input.
4. 10 MHz to 11.1 GHz range
5. Hit ratio =  $5 \times 10^{-5}$
6. AC coupled with 100 Ohm differential output impedance.
7. Settable in 4 discrete steps via the I2C interface. See Figure 2 for Vout settings.



## V. Pin Descriptions

| Receiver -- Top Card |     |               |     |
|----------------------|-----|---------------|-----|
| C1                   | GND |               | D1  |
| C2                   |     | Rx1p          | D2  |
| C3                   |     | Rx1n          | D3  |
| C4                   | GND |               | D4  |
| C5                   |     | Rx3p          | D5  |
| C6                   |     | Rx3n          | D6  |
| C7                   | GND |               | D7  |
| C8                   |     | Rx5p          | D8  |
| C9                   |     | Rx5n          | D9  |
| C10                  | GND |               | D10 |
| C11                  |     | Rx7p          | D11 |
| C12                  |     | Rx7n          | D12 |
| C13                  | GND |               | D13 |
| C14                  |     | Rx9p          | D14 |
| C15                  |     | Rx9n          | D15 |
| C16                  | GND |               | D16 |
| C17                  |     | Rx11p         | D17 |
| C18                  |     | Rx11n         | D18 |
| C19                  | GND |               | D19 |
| C20                  |     | PRSNT_L       | D20 |
| C21                  |     | Int_L/Reset_L | D21 |

Card Edge

### Transmitter -- Bottom Card

|     |     |       |     |
|-----|-----|-------|-----|
| A1  | GND |       | B1  |
| A2  |     | Tx1p  | B2  |
| A3  |     | Tx1n  | B3  |
| A4  | GND |       | B4  |
| A5  |     | Tx3p  | B5  |
| A6  |     | Tx3n  | B6  |
| A7  | GND |       | B7  |
| A8  |     | Tx5p  | B8  |
| A9  |     | Tx5n  | B9  |
| A10 | GND |       | B10 |
| A11 |     | Tx7p  | B11 |
| A12 |     | Tx7n  | B12 |
| A13 | GND |       | B13 |
| A14 |     | Tx9p  | B14 |
| A15 |     | Tx9n  | B15 |
| A16 | GND |       | B16 |
| A17 |     | Tx11p | B17 |
| A18 |     | Tx11n | B18 |
| A19 | GND |       | B19 |
| A20 |     | SCL   | B20 |
| A21 |     | SDA   | B21 |

Card Edge

**Figure2- Electrical Pin-out Details**

| Pin | Logic | Symbol | Name/Description                    | Ref. |
|-----|-------|--------|-------------------------------------|------|
| A1  |       | GND    | Module Ground                       | 1    |
| A2  | CML-I | Tx1+   | Transmitter non-inverted data input |      |
| A3  | CML-I | Tx1-   | Transmitter inverted data input     |      |
| A4  |       | GND    | Module Ground                       | 1    |
| A5  | CML-I | Tx3+   | Transmitter non-inverted data input |      |
| A6  | CML-I | Tx3-   | Transmitter inverted data input     |      |
| A7  |       | GND    | Module Ground                       | 1    |
| A8  | CML-I | Tx5+   | Transmitter non-inverted data input |      |
| A9  | CML-I | Tx5-   | Transmitter inverted data input     |      |
| A10 |       | GND    | Module Ground                       | 1    |
| A11 | CML-I | Tx7+   | Transmitter non-inverted data input |      |
| A12 | CML-I | Tx7-   | Transmitter inverted data input     |      |
| A13 |       | GND    | Module Ground                       | 1    |
| A14 | CML-I | Tx9+   | Transmitter non-inverted data input |      |
| A15 | CML-I | Tx9-   | Transmitter inverted data input     |      |
| A16 |       | GND    | Module Ground                       | 1    |
| A17 | CML-I | Tx11+  | Transmitter non-inverted data input |      |
| A18 | CML-I | Tx11-  | Transmitter inverted data input     |      |
| A19 |       | GND    | Module Ground                       | 1    |

|     |             |       |                                     |   |
|-----|-------------|-------|-------------------------------------|---|
| A20 | LVC MOS-I   | SCL   | 2-wire Serial interface clock       | 2 |
| A21 | LVC MOS-I/O | SDA   | 2-wire Serial interface data        | 2 |
| B1  |             | GND   | Module Ground                       | 1 |
| B2  | CML-I       | Tx0+  | Transmitter non-inverted data input |   |
| B3  | CML-I       | Tx0-  | Transmitter inverted data input     |   |
| B4  |             | GND   | Module Ground                       | 1 |
| B5  | CML-I       | Tx2+  | Transmitter non-inverted data input |   |
| B6  | CML-I       | Tx2-  | Transmitter inverted data input     |   |
| B7  |             | GND   | Module Ground                       | 1 |
| B8  | CML-I       | Tx4+  | Transmitter non-inverted data input |   |
| B9  | CML-I       | Tx4-  | Transmitter inverted data input     |   |
| B10 |             | GND   | Module Ground                       | 1 |
| B11 | CML-I       | Tx6+  | Transmitter non-inverted data input |   |
| B12 | CML-I       | Tx6-  | Transmitter inverted data input     |   |
| B13 |             | GND   | Module Ground                       | 1 |
| B14 | CML-I       | Tx8+  | Transmitter non-inverted data input |   |
| B15 | CML-I       | Tx8-  | Transmitter inverted data input     |   |
| B16 |             | GND   | Module Ground                       | 1 |
| B17 | CML-I       | Tx10+ | Transmitter non-inverted data input | 1 |
| B18 | CML-I       | Tx10- | Transmitter inverted data input     |   |
| B19 |             | GND   | Module Ground                       | 1 |

|     |       |           |  |   |
|-----|-------|-----------|--|---|
| B20 |       | VCC3.3-TX | +3.3v Transmitter Power Supply             |   |
| B21 |       | VCC12-TX  | +12v Transmitter Power Supply, Unconnected |   |
| C1  |       | GND       | Module Ground                              | 1 |
| C2  | CML-O | RX1+      | Receiver non-inverted data output          |   |
| C3  | CML-O | RX1-      | Receiver inverted data output              |   |
| C4  |       | GND       | Module Ground                              | 1 |
| C5  | CML-O | RX3+      | Receiver non-inverted data output          |   |
| C6  | CML-O | RX3-      | Receiver inverted data output              |   |
| C7  |       | GND       | Module Ground                              | 1 |
| C8  | CML-O | RX5+      | Receiver non-inverted data output          |   |
| C9  | CML-O | RX5-      | Receiver inverted data output              |   |
| C10 |       | GND       | Module Ground                              | 1 |
| C11 | CML-O | RX7+      | Receiver non-inverted data output          |   |
| C12 | CML-O | RX7-      | Receiver inverted data output              |   |
| C13 |       | GND       | Module Ground                              | 1 |
| C14 | CML-O | RX9+      | Receiver non-inverted data output          |   |
| C15 | CML-O | RX9-      | Receiver inverted data output              |   |
| C16 |       | GND       | Module Ground                              | 1 |
| C17 | CML-O | RX11+     | Receiver non-inverted data output          |   |
| C18 | CML-O | RX11-     | Receiver inverted data output              |   |
| C19 |       | GND       | Module Ground                              | 1 |

|     |            |               |                                    |   |
|-----|------------|---------------|------------------------------------|---|
| C20 | LVTTTL-O   | PRSNT_L       | Module Present, pulled down to GND |   |
| C21 | LVTTTL-I/O | INT_L/Reset_L | Interrupt output, Module Reset     | 2 |
| D1  |            | GND           | Module Ground                      | 1 |
| D2  | CML-O      | RX0+          | Receiver non-inverted data output  |   |
| D3  | CML-O      | RX0-          | Receiver inverted data output      |   |
| D4  |            | GND           | Module Ground                      | 1 |
| D5  | CML-O      | RX2+          | Receiver non-inverted data output  |   |
| D6  | CML-O      | RX2-          | Receiver inverted data output      |   |
| D7  |            | GND           | Module Ground                      | 1 |
| D8  | CML-O      | RX4+          | Receiver non-inverted data output  |   |
| D9  | CML-O      | RX4-          | Receiver inverted data output      |   |
| D10 |            | GND           | Module Ground                      | 1 |
| D11 | CML-O      | RX6+          | Receiver non-inverted data output  |   |
| D12 | CML-O      | RX6-          | Receiver inverted data output      |   |
| D13 |            | GND           | Module Ground                      | 1 |
| D14 | CML-O      | RX8+          | Receiver non-inverted data output  |   |
| D15 | CML-O      | RX8-          | Receiver inverted data output      |   |
| D16 |            | GND           | Module Ground                      | 1 |
| D17 | CML-O      | RX10+         | Receiver non-inverted data output  |   |
| D18 | CML-O      | RX10-         | Receiver inverted data output      |   |
| D19 |            | GND           | Module Ground                      | 1 |

|     |           |                             |
|-----|-----------|-----------------------------|
| D20 | VCC3.3-RX | +3.3v Receiver Power Supply |
|-----|-----------|-----------------------------|

D21 VCC12-RX +12v Receiver Power Supply, Unconnected

Notes:

1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector; should be pulled up with 4.7k – 10k ohms on host board to a voltage between 3.15V and 3.6V.

VI. Mechanical Specifications

