

100GBASE-LR4 CFP4 1310nm 10km Transceiver Module

CFP4-100G-LR4-LL



Application

- Data Center &100G Ethernet
- ITU-T OTU4

Standard

- Compliant to IEEE 802.3ba
- Compliant to CFP MSA CFP4 Hardware Specification
- Compliant to CFP MSA Management Interface Specification

Features

- · Compliant with 100GBASE-LR4
- Support line rates from 103.125 Gbps to 111.81 Gbps
- Integrated LAN WDM TOSA / ROSA for up to 10 km reach over SMF
- · Digital Diagnostics Monitoring Interface



Description

Longline's CFP4-LR4-100G optical Transceiver integrates receiver and transmitter path on one module. In the transmit side, four lanes of serial data streams are recovered, retimed, and passed to four laser drivers. The laser drivers control four EMLs (Electric-absorption Modulated Lasers) with center wavelength of 1296 nm, 1300nm, 1305nm and 1309 nm. The optical signals are multiplexed to a single – mode fiber through an industry standard LC connector. In the receive side, the four lanes of optical data streams are optically demultiplexed by the integrated optical de-multiplexer. Each data stream is recovered by a PIN photo-detector and trans-impedance amplifier, retimed. This module features a hot-pluggable electrical interface, low power consumption and MDIO management interface. The module provides an aggregated signaling rate from 103.125 Gbps to 111.81Gbps. It is compliant with IEEE 802.3ba 100GBASE-LR4 and ITU-T G.959.1, and OIF CEI-28G-VSR.The MDIO management interface complies with IEEE 802.3 Clause 45 standard. The transceiver complies with CFP MSA CFP4 Hardware Specification, CFP MSA Management Interface Specification, and OIF CEI-28G-VSR standards. A block diagram is shown in Figure 1.




Figure 1 – CFP4 LR4 Optical Transceiver functional block diagram



Transmitter

The transmitter path converts four lanes of serial NRZ electrical data from line rate of 25.78 Gbps to 27.95 Gbps to a standard compliant optical signal. Each signal path accepts a $100~\Omega$ differential 100~mV peak-to-peak to 900~mV peak-to-peak 25 Gbps electrical signal on TDxn and TDxp pins. Inside the module, each differential pair of electric signals is input to a CDR (clock-data recovery) chip. The recovered and retimed signals are then passed to a laser driver which transforms the small swing voltage to an output modulation that drives a EML laser. The laser drivers control four EMLs with center wavelengths of 1295.56 nm, 1300.05 nm, 1304.58 nm and 1309.14 nm. The optical signals from the four lasers are multiplexed together optically. The combined optical signals are coupled to single-mode optical fiber through an industry standard LC optical connector.

Receiver

The receiver takes incoming combined four lanes optical data from line rate of 25.78 Gbps to 27.95 Gbps through an industry standard LC optical connector. The four incoming wavelengths are separated by an optical de-multiplexer into four separated channels. Each output is coupled to a PIN photo-detector. The electrical currents from each PIN photo-detector are converted to a voltage with a high-gain trans-impedance amplifier. The electrical output is recovered and retimed by the CDR chip. The four lanes of reshaped electrical signals are output to RDxp and RDxn pins.

Low Speed Signaling

Low speed signaling is based on low voltage CMOS (LVCMOS) operating at a nominal voltage of 3.3V for the control and alarm signals, and at a nominal voltage of 1.2 V for MDIO address, clock and data signals. All low speed inputs and outputs are based on the CFP MSA CFP4 Hardware Specification and CFP MSA Management Interface Specification.

MDC/MDIO: Management interface clock and data lines. PRTADR0, 1, 2: Input pins. MDIO physical port addresses.

GLB_ALEMn: Output pin. When asserted low indicates that the module has detected an alarm condition in any MDIO alarm register.

TX_Disable: Input pin. When asserted high or left open the transmitter output is turned off. When Tx_Dsiable is asserted low or grounded the module transmitter is operating normally. Pulled up with $4.7 k\Omega$ to $10 k\Omega$ resistors to 3.3 V inside the CFP4 module.

MOD_LOPWR: Input pin. When asserted high or left open the CFP4 module is in low power mode. When asserted low or grounded the module is operating normally. Pulled up with 4.7 k Ω to 10 k Ω resistors to 3.3V inside the CFP4 module.

MOD_RSTn: Input pin. When asserted low or grounded the module is in Reset mode. When asserted high or left open the CFP4 module is operating normally after an initialization process. Pulled down with $4.7k\Omega$ to $10 k\Omega$ resistors to ground inside the CFP4 module.

Mod_ABS: Output pin. Asserted high when the CFP4 module is absent and is pulled low when the CFP4 module is inserted.

RX_LOS: Output pin. Asserted high when insufficient optical power for reliable signal reception is received.



Product Specifications

I. Absolute Maximum Ratings

Parameter	Symbol	Min	Тур.	Max	Unit	Ref.
Storage Temperature	Ts	-40		85	°C	
Relative Humidity	RH	5		95	%	
Power Supply Voltage	VCC	-0.3		4	V	
Signal Input Voltage		Vcc-0.3		Vcc+0.3	V	
Receive Input Optical Power	Pdmg			5.0	dBm	

II. Optical Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Ref.	
Transmitter							
Signaling rate, each lane			25.781		Gbps		
		1294.5	1295.56	1296.59	nm		
Lane wavelength(range)		1299.02	1300.05	1301.09	nm		
		1303.54	1304.58	1305.63	nm		
		1308.09	1309.14	1310.19	nm		
Rate tolerance		-100		100	ppm	From normal	
Side-mode suppression ratio	SMSR	30			dB		
Total launch power				10.5	dBm		
Average Launch Power, each lane	Pavg	-4.3		4.5	dBm		
Extinction Ratio	ER	4			dB		



Optical modulation amplitude, each lane (OMA)	OMA	-1.3	4.5	dBm	
Difference in launch power between any two lanes (OMA)			5	dB	
Transmitter and Dispersion Penalty, each lane	TDP		2.2	dB	
Average launch power of OFF transmitter, each lane			-30	dBm	
Relative Intensity Noise	RIN20O		-130	dB/Hz	
Transmitter reflectance			-12	dB	

Transmitter eye mask {X1, X2, X3, Y1, Y2, Y3}

 $\{0.25, 0.4, 0.45, 0.25, 0.28, 0.4\}$

	Re	eceiver				
Signaling Rate, each lane (range)			25.78125		Gbps	
Rate tolerance		-100		100	ppm	From normal rate
Average Receive Power, each lane	Pavg	-10.6		4.5	dBm	
Receive max Power, each lane (OMA)				4.5	dBm	
Difference in launch power between any two lanes (OMA)				5.5	dB	
Receiver Sensitivity (OMA), each lane	Rsen			-8.6	dBm	1



Stressed Receiver Sensitivity (OMA), each lane	SRS			-6.8	dBm	
Stressed receiver sensitivity test condition	ons					
Vertical eye closure penalty, each lane	VECP		1.8		dB	
Stressed sys J2 jitter, each lane	J2		0.3		UI	2
Stressed sys J9 jitter, each lane	J9		0.47		UI	2
Receiver reflectance				-26	dB	
LOS Assert	LOSA	-30			dBm	
LOS De-assert	LOSD			-12	dBm	
LOS Hysteresis		0.5		4	dB	

Receiver sensitivity (OMA), each lane, is informative.

Vertical eye closure penalty, stressed eye J2 Jitter, and stressed eye J9 Jitter are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.



III. Electrical Characteristics

Low Speed Electrical Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Ref.		
Supply currents and voltages								
Voltage	Vcc	3.2	3.3	3.4	V	With		
Supply Current	lcc			1.8	А			
Power dissipation	Pwr			6.0	W			
Power dissipation (low power mode)	Plp			1.0	W			
Low speed control and sense signals, 3.3V LVCMOS								
Outputs low voltage	VOL	-0.3		0.2	V	IOH= 100 μA		
Output high voltage	VOH	Vcc-0.2		Vcc+0.3	V	IOH= -100 μA		
Input low voltage	VIL	-0.3		0.8	V			
Input high voltage	VIH	2		Vcc3+0.3	V			
Input leakage current	IIN	-10		10	μΑ			
Low speed control and sense signals, 1.2V LVCMOS								
Outputs low voltage	VOL	-0.3		0.2	V			
Output high voltage	VOH	1.0		1.5	V			
Output low current	IOL	4			mA			
Output high current	ЮН			-4	mA			
Input low voltage	VIL	-0.3		0.36	V			
Input high voltage	VIH	0.84		1.5	V			



Input leakage current	IIN	-100	100	μΑ	
Input capacitance	С		10	pF	
MDC clock rate		0.1	4	MHz	

High Speed Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Ref.			
Transn	Transmitter electrical input from host							
Differential voltage pk-pk		100	1200	mV				
Common mode noise (rms)			17.5	mV				
Differential termination mismatch			10	%				
Transition time		10		ps	20/80%			
Common mode voltage		-0.3	2.8	V				
Receiver electrical output to host								
Differential voltage pk-pk		100	1200	mV				
Common mode noise (rms)			17.5	mV				
Differential termination mismatch			10	%				
Transition time		9.5		ps	20/80%			



IV. Pin Assignment

Name GND TX3n TX3p GND TX2n	PIN# 1 2 3 4	Name 3.3V_GND 3.3V_GND 3.3V
TX3n TX3p GND TX2n	2 3 4	3.3V_GND 3.3V
TX3p GND TX2n	3	3.3V
GND TX2n	4	180000
TX2n	- 22	N 200000
	4	3.3V
TUOL	(A)	3.3V
TX2p	6	3.3V
GND	7	3.3V_GND
TXln		3.3V_GND
TXlp	9	NUC
GND	10	NUC
TX0n	11	TX_DIS
TX0p	12	RX_LOS
GND	13	GLB_ALRMn
(REFCLKn)	14	MOD_LOPWR
(REFCLKp)	15	MOD_ABS
GND	16	MOD_RSTn
RX3n	17	MDC
RX3p	18	MDIO
GND	19	PRTADR0
RX2n	20	PRTADR1
RX2p	21	PRTADR2
GND	22	NUC
RXln	23	NUC
RXlp	24	NUC
GND	25	GND
RX0n	26	TX_MCLKn
RX0p	27	TX_MCLKp GND
	GND TX1n TX1p GND TX0n TX0p GND (REFCLKn) (REFCLKp) GND RX3n RX3p GND RX2n RX2p GND RX1n RX1p GND RX1n RX1p GND	GND 7 TX1n 8 TX1p 9 GND 10 TX0n 11 TX0p 12 GND 13 (REFCLKn) 14 (REFCLKp) 15 GND 16 RX3n 17 RX3p 18 GND 19 RX2n 20 RX2p 21 GND 22 RX1n 23 RX1p 24 GND 25 RX0n 26 RX0p 27

Figure 1 – CFP4 optical transceiver pin-out



Pin no.	Туре	Description
1	3.3V_GND	3.3V Module Supply Voltage Return Ground, can be separate or tied together with
2	3.3V_GND	Signal Ground
3	3.3V	3.3V Module Supply Voltage
4	3.3V	3.3V Module Supply Voltage
5	3.3V	3.3V Module Supply Voltage
6	3.3V	3.3V Module Supply Voltage
7	3.3V_GND	3.3V Module Supply Voltage Return Ground, can be separate or tied together with
8	3.3V_GND	Signal Ground
9	NUC	Module Vendor I/O. Must No Connect at host board
10	NUC	Module Vendor I/O. Must No Connect at host board
11	TX_DIS	Transmitter Disable for all lanes, "1" or NC = transmitter disabled, "0" = transmitter enabled
12	RX_LOS	Receiver Loss of Optical Signal, "1": low optical signal, "0": normal
13	GLB_ALRMn	Global Alarm. "0": alarm condition in any MDIO Alarm register, "1": no alarm condition, Open Drain, Pull Up Resistor
14	MOD_LOPWR	Module Low Power Mode. "1" or NC: module in low power (safe) mode, "0": power-on enabled
15	MOD_ABS	Module Absent. "1" or NC: module absent, "0": module present, Pull Up Resistor on Host
16	MOD_RSTn	Module Reset. "0" resets the module, "1" or NC = module enabled, Pull Down Resistor in Module
17	MDC	Management Data Clock (electrical specs as per 802.3ae and ba)
18	MDIO	Management Data I/O bi-directional data (electrical specs as per



19	PRTADR0	MDIO Physical Port address bit 0
20	PRTADR1	MDIO Physical Port address bit 1
21	PRTADR2	MDIO Physical Port address bit 2
22	NUC	Module Vendor I/O. Must No Connect at host board
23	NUC	Module Vendor I/O. Must No Connect at host board
24	NUC	Module Vendor I/O. Must No Connect at host board
25	GND	
26	TX_MCLKn	TX Monitor Clock Output (Positive)
27	TX_MCLKp	TX Monitor Clock Output (Negative)
28	GND	
29	GND	
30	RX0p	Lane 0 Receiver Output (Positive)
31	RX0n	Lane 0 Receiver Output (Negative)
32	GND	
33	RX1p	Lane 1 Receiver Output (Positive)
34	RX1n	Lane 1 Receiver Output (Negative)
35	GND	
36	RX2p	Lane 2 Receiver Output (Positive)



38 GND 39 RX3p Lane 3 Receiver Output (Positive) 40 RX3n Lane 3 Receiver Output (Negative) 41 GND 42 REFCLKp(NUC) Reference Clock Input (Positive) (Optional) 43 REFCLKn(NUC) Reference Clock Input (Negative) (Optional) 44 GND 45 TX0p Lane 0 Transmitter Input (Positive) 46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	37	RX2n	Lane 2 Receiver Output (Negative)
40 RX3n Lane 3 Receiver Output (Negative) 41 GND 42 REFCLKp(NUC) Reference Clock Input (Positive) (Optional) 43 REFCLKn(NUC) Reference Clock Input (Negative) (Optional) 44 GND 45 TX0p Lane 0 Transmitter Input (Positive) 46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND	38	GND	
41 GND 42 REFCLKp(NUC) Reference Clock Input (Positive) (Optional) 43 REFCLKn(NUC) Reference Clock Input (Negative) (Optional) 44 GND 45 TX0p Lane 0 Transmitter Input (Positive) 46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	39	RX3p	Lane 3 Receiver Output (Positive)
42 REFCLKp(NUC) Reference Clock Input (Positive) (Optional) 43 REFCLKn(NUC) Reference Clock Input (Negative) (Optional) 44 GND 45 TX0p Lane 0 Transmitter Input (Positive) 46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	40	RX3n	Lane 3 Receiver Output (Negative)
A3 REFCLKn(NUC) Reference Clock Input (Negative) (Optional) 44 GND 45 TX0p Lane 0 Transmitter Input (Positive) 46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	41	GND	
44 GND 45 TX0p Lane 0 Transmitter Input (Positive) 46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	42	REFCLKp(NUC)	Reference Clock Input (Positive) (Optional)
45 TX0p Lane 0 Transmitter Input (Positive) 46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	43	REFCLKn(NUC)	Reference Clock Input (Negative) (Optional)
46 TX0n Lane 0 Transmitter Input (Negative) 47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	44	GND	
47 GND 48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	45	ТХ0р	Lane 0 Transmitter Input (Positive)
48 TX1p Lane 1 Transmitter Input (Positive) 49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	46	TX0n	Lane 0 Transmitter Input (Negative)
49 TX1n Lane 1 Transmitter Input (Negative) 50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	47	GND	
50 GND 51 TX2p Lane 2 Transmitter Input (Positive)	48	TX1p	Lane 1 Transmitter Input (Positive)
51 TX2p Lane 2 Transmitter Input (Positive)	49	TX1n	Lane 1 Transmitter Input (Negative)
	50	GND	
52 TX2n Lane 2 Transmitter Input (Negative)	51	TX2p	Lane 2 Transmitter Input (Positive)
	52	TX2n	Lane 2 Transmitter Input (Negative)
53 GND	53	GND	
54 TX3p Lane 3 Transmitter Input (Positive)	54	ТХЗр	Lane 3 Transmitter Input (Positive)
55 TX3n Lane 3 Transmitter Input (Negative)	55	TX3n	Lane 3 Transmitter Input (Negative)
56 GND	56	GND	



V. Diagram Mechanical Drawing

