


# QSFP28 100GBASE-SR4 850nm 100m Industrial Transceiver

100G-QSFP28-SR4-I-LL



## Application

- 100GBASE-SR4 100G Ethernet
- Telecom Networking

## Features

- Hot Pluggable QSFP28 form factor
- Supports 103.125Gb/s aggregate bit rate
- Maximum link length of 100m on OM4
- Multimode Fiber (MMF)
- Single MPO12 receptacle
- Single 3.3V power supply
- Typical Power Consumption 1.8W
- 4x25Gb/s 850nm VCSEL-based transmitter
- 4x25G electrical interface
- Industrial operating case temperature range: -40° C to 85° C
- I2C management interface
- RoHS-6 compliant

## Description

100G QSFP28 transceiver modules are designed for use in 100 Gigabit Ethernet links over multimode fiber. They are compliant with the QSFP28 MSA and IEEE 802.3bm 100GBASE-SR4 and CAUI-4. Digital diagnostics functions are available via the I2C interface, as specified by the QSFP28 MSA1 and Finisar Application Note AN-2141. The transceiver is RoHS-6 compliant per Directive 2011/65/EU.

## Product Specifications

### I. Absolute Maximum Ratings

Parameter	Symbol	Min	Typ.	Max	Unit
<b>Supply Voltage</b>	$V_{cc}$	-0.3		3.6	V
<b>Input Voltage</b>	$V_{in}$	-0.3		$V_{cc}+0.3$	V
<b>Storage Temperature</b>	$T_s$	-20		85	°C
<b>Case Operating Temperature</b>	$T_c$	-40		85	°C
<b>Humidity (non-condensing)</b>	Rh	5		95	%

### II. Recommended Operating Environment

Parameter	Symbol	Min	Typ.	Max	Unit
<b>Supply Voltage</b>	$V_{cc}$	3.13	3.3	3.47	V
<b>Operating Case Temperature</b>	$T_c$	-40		85	°C
<b>Data Rate Per Lane</b>	fd		25.78125		Gb/s
<b>Humidity</b>	Rh	5		85	%
<b>Power Dissipation</b>	$P_m$		1.8		W
<b>Fiber Bend Radius</b>	$R_b$	3			cm

### III. Electrical Characteristics

Parameter	Symbol	Min	Typ.	Max	Unit
<b>Differential Input Impedance</b>	$Z_{in}$	90	100	110	ohm
<b>Differential Output Impedance</b>	$Z_{out}$	90	100	110	ohm
<b>Differential Input Voltage Amplitude<sup>1</sup></b>	$\Delta V_{in}$	300		1100	mVp-p
<b>Differential Output Voltage Amplitude<sup>2</sup></b>	$\Delta V_{out}$	500		800	mVp-p
<b>Skew</b>	$S_w$			300	ps
<b>Bit Error Rate</b>	BER		$5 \times 10^{-5}$		
<b>Input Logic Level High</b>	$V_{IH}$	2.0		$V_{CC}$	V
<b>Input Logic Level Low</b>	$V_{IL}$	0		0.8	V
<b>Output Logic Level High</b>	$V_{OH}$	$V_{CC}-0.5$		$V_{CC}$	V
<b>Output Logic Level Low</b>	$V_{OL}$	0		0.4	V

#### Notes:

1. Differential input voltage amplitude is measured between TxnP and TxnN.
2. Differential output voltage amplitude is measured between RxnP and RxnN.


## IV. Optical Characteristics

Parameter	Symbol	Min	Typ.	Max	Unit
<b>Transmitter</b>					
<b>Center Wavelength</b>	$\lambda_c$	840	850	860	nm
<b>RMS Spectral Width</b>	$\Delta\lambda$			0.6	nm
<b>Average Launch Power (each lane)</b>	$P_{out}$	-8.4		4.0	dBm
<b>Optical Modulation Amplitude (each lane)</b>	OMA	-6.4		3	dBm
<b>Transmitter and Dispersion Eye Closure (each lane)</b>	TDEC			4.3	dB
<b>Extinction Ratio</b>	ER	3			dB
<b>Average Launch Power of OFF Transmitter (each lane)</b>	$P_{off}$			-30	dB
<b>Eye Mask Coordinates<sup>1</sup>: X1, X2, X3, Y1, Y2, Y3</b>		{0.3, 0.38, 0.45, 0.35, 0.41, 0.5}			
<b>Receiver</b>					
<b>Center Wavelength</b>	$\lambda_c$	840	850	860	nm
<b>Stressed Receiver Sensitivity in OMA<sub>2</sub></b>				-5.2	dBm
<b>Average Power at Receiver</b>		-10.3		2.4	dBm
<b>Receiver Reflectance</b>	$R_R$			-12	dB
<b>LOS Assert</b>	LOS <sub>A</sub>	-30			dBm
<b>LOS De-Assert – OMA</b>	LOS <sub>D</sub>			-7.5	dBm
<b>LOS Hysteresis</b>	LOS <sub>H</sub>	0.5			dB

### Notes:

1. Hit Ratio =  $5 \times 10^{-5}$ .
2. Measured with conformance test signal at TP3 for BER=5E-5.

## V. Pin Assignment



Pin	Logic	Symbol	Description
1		GND	Module Ground <sup>1</sup>
2	CML-I	Tx2n	Transmitter inverted data input
3	CML-I	Tx2p	Transmitter non-inverted data input
4		GND	Module Ground <sup>1</sup>
5	CML-I	Tx4n	Transmitter inverted data input
6	CML-I	Tx4p	Transmitter non-inverted data input
7		GND	Module Ground <sup>1</sup>
8	LVTTL-I	ModSelL	Module Select <sup>2</sup>
9	LVTTL-I	ResetL	Module Reset <sup>2</sup>
10		VccRx	+3.3V Receiver Power Supply
11	LVTTL-I	SCL	2-wire Serial interface data <sup>2</sup>
12	LVTTL-I/O	SDA	2-wire serial interface data
13		GND	Module Ground <sup>1</sup>
14	CML-O	RX3p	Receiver non-inverted data output

Pin	Logic	Symbol	Description
15	CML-O	RX3n	Receiver inverted data output
16		GND	Module Ground <sup>1</sup>
17	CML-O	RX1p	Receiver non-inverted data output
18	CML-O	RX1n	Receiver inverted data output
19		GND	Module Ground <sup>1</sup>
20		GND	Module Ground <sup>1</sup>
21	CML-O	RX2n	Receiver inverted data output
22	CML-O	RX2p	Receiver non-inverted data output
23		GND	Module Ground <sup>1</sup>
24	CML-O	RX4n	Receiver inverted data output
25	CML-O	RX4p	Receiver non-inverted data output
26		GND	Module Ground <sup>1</sup>
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND
28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board <sup>2</sup>
29		VCCTx	+3.3V Transmitter Power Supply
30		VCC1	+3.3V Power Supply
31	LVTTL-I	LPMODE	Low Power Mode <sup>2</sup>
32		GND	Module Ground <sup>1</sup>
33	CML-I	Tx3p	Transmitter non-inverted data input
34	CML-I	Tx3n	Transmitter inverted data input
35		GND	Module Ground <sup>1</sup>
36	CML-I	Tx1p	Transmitter non-inverted data input
37	CML-I	Tx1n	Transmitter inverted data input
38		GND	Module Ground <sup>1</sup>

**Notes:**

1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and 3.6V.

VI. Diagram Mechanical Drawing

